Patents by Inventor Melvy F. Miller
Melvy F. Miller has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8354325Abstract: A toroidal inductor formed in a semiconductor substrate. Through-silicon vias are used to connect metal layers formed on top and bottom surfaces of the semiconductor substrate. In one embodiment, the vias are elongated and laid out in two concentric circles, an inner circle enclosed by an outer circle. The vias of the outer concentric circle are longer than the vias of the inner circle so that spaces between vias are the same for both circles. In another embodiment, each elongated via may include a plurality of circular vias formed in a line. Metals layers on the top and bottom of the semiconductor substrate are patterned to form wedge shaped connectors between the inner and outer vias to form the spirals of the toroidal inductor. The wedge shaped connectors with elongated vias allow spacing between spirals to be constant.Type: GrantFiled: June 29, 2011Date of Patent: January 15, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Thuy B. Dao, Qiang Li, Melvy F. Miller
-
Publication number: 20130005109Abstract: A toroidal inductor formed in a semiconductor substrate. Through-silicon vias are used to connect metal layers formed on top and bottom surfaces of the semiconductor substrate. In one embodiment, the vias are elongated and laid out in two concentric circles, an inner circle enclosed by an outer circle. The vias of the outer concentric circle are longer than the vias of the inner circle so that spaces between vias are the same for both circles. In another embodiment, each elongated via may include a plurality of circular vias formed in a line. Metals layers on the top and bottom of the semiconductor substrate are patterned to form wedge shaped connectors between the inner and outer vias to form the spirals of the toroidal inductor. The wedge shaped connectors with elongated vias allow spacing between spirals to be constant.Type: ApplicationFiled: June 29, 2011Publication date: January 3, 2013Inventors: Thuy B. Dao, Qiang Li, Melvy F. Miller
-
Patent number: 8149564Abstract: A MEMS capacitive device (90) includes a fixed capacitor plate (104) formed on a surface (102) of a substrate (100). A movable capacitor plate (114) is suspended above the fixed capacitor plate (104) by compliant members (116) anchored to the surface (102). A movable element (120) is positioned in spaced apart relationship from the movable capacitor plate (104) and has an actuator (130) formed thereon. Actuation of the actuator (130) causes abutment of a portion of the movable element (120) against a contact surface (136) of the movable plate (114). The abutment moves the movable plate (114) toward the fixed plate (104) to alter a capacitance (112) between the plates (104, 114). Another substrate (118) may be coupled to the substrate (100) such that a surface (126) of the substrate (118) faces the surface (102) of the substrate (100). The movable element (120) may be formed on the surface (126).Type: GrantFiled: February 23, 2009Date of Patent: April 3, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Melvy F. Miller
-
Patent number: 7898059Abstract: A method of making a semiconductor device includes the steps of: providing a semiconductor substrate (110, 510, 1010, 1610) having a patterned interconnect layer (120, 520, 1020, 1620) formed thereon; depositing a first dielectric material (130, 530, 1030, 1630) over the interconnect layer; depositing a first electrode material (140, 540, 1040, 1640) over the first dielectric material; depositing a second dielectric material (150, 550, 1050, 1650) over the first electrode material; depositing a second electrode material (160, 560, 1060, 1660) over the second dielectric material; patterning the second electrode material to form a top electrode (211, 611, 1111, 1611) of a first capacitor (210, 710, 1310, 1615); and patterning the first electrode material to form a top electrode (221, 721, 1221, 1621) of a second capacitor (220, 720, 1320, 1625), to form an electrode (212, 712, 1212, 1612) of the first capacitor, and to define a resistor (230, 730, 1330).Type: GrantFiled: April 20, 2009Date of Patent: March 1, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Thomas P. Remmel, Peter Zurcher, Sriram Kalpat, Melvy F. Miller
-
Patent number: 7829366Abstract: A microelectromechanical systems (MEMS) component 20 includes a portion 32 of a MEMS structure 30 formed on a semiconductor substrate 34 and a portion 36 of the structure 30 formed in a non-semiconductor substrate 22. The non-semiconductor substrate 22 is in fixed communication with the semiconductor substrate 34 with the portion 32 of the MEMS structure 30 being interposed between the substrates 34 and 22. A fabrication method 96 entails utilizing semiconductor thin-film processing techniques to form the portion 32 on the semiconductor substrate 34, and utilizing a lower cost processing technique to fabricate the portion 36 in the non-semiconductor substrate 22. The portions 32 and 36 are coupled to yield the MEMS structure 30, and the MEMS structure 30 can be attached to another substrate as needed for additional functionality.Type: GrantFiled: February 29, 2008Date of Patent: November 9, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Melvy F. Miller, Daniel N. Koury, Jr., Lianjun Liu
-
Publication number: 20100214716Abstract: A MEMS capacitive device (90) includes a fixed capacitor plate (104) formed on a surface (102) of a substrate (100). A movable capacitor plate (114) is suspended above the fixed capacitor plate (104) by compliant members (116) anchored to the surface (102). A movable element (120) is positioned in spaced apart relationship from the movable capacitor plate (104) and has an actuator (130) formed thereon. Actuation of the actuator (130) causes abutment of a portion of the movable element (120) against a contact surface (136) of the movable plate (114). The abutment moves the movable plate (114) toward the fixed plate (104) to alter a capacitance (112) between the plates (104, 114). Another substrate (118) may be coupled to the substrate (100) such that a surface (126) of the substrate (118) faces the surface (102) of the substrate (100). The movable element (120) may be formed on the surface (126).Type: ApplicationFiled: February 23, 2009Publication date: August 26, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Melvy F. Miller
-
Patent number: 7667334Abstract: An integrated matching network includes a first die on a substrate, a second die on the substrate, and a metallization layer on the first and second dies. The second die has a capacitance, the metallization layer has an inductance, and the capacitance and inductance together provide a shunt impedance from the first die to the substrate. The integrated matching network includes a first die having a power amplifier, a second die having a capacitor, and a metal interconnect coupled to the power amplifier and the first capacitor. The metal interconnect has an inductance. The capacitor and metal interconnect form a shunt impedance.Type: GrantFiled: February 23, 2009Date of Patent: February 23, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Melvy F. Miller, Juergen A. Foerstner
-
Patent number: 7663196Abstract: A device 20 includes substrates 22 and 24 coupled to form a volume 32 between the substrates. A surface 28 of the substrate 22 faces a surface 30 of the substrate 24. A metal-insulator-metal capacitor 34 is formed on one of the surfaces 28 and 30. A conductive element 58 spans between a top electrode 56 of the capacitor 34 and the other surface 28 and 30. Vias 64 and 66 extend through the substrate 22 and are electrically interconnected with the conductive element 58 and a bottom electrode 52 of the capacitor 34. Another device 72 includes an underpass transmission line 92 formed on a surface 80 of a substrate 74 within a volume 84 formed between the substrate 74 and another substrate 76. The line 92 underlies an integrated device 96 formed on a surface 78 of the substrate 74.Type: GrantFiled: February 9, 2007Date of Patent: February 16, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Melvy F. Miller
-
Publication number: 20090224365Abstract: A method of making a semiconductor device includes the steps of: providing a semiconductor substrate (110, 510, 1010, 1610) having a patterned interconnect layer (120, 520, 1020, 1620) formed thereon; depositing a first dielectric material (130, 530, 1030, 1630) over the interconnect layer; depositing a first electrode material (140, 540, 1040, 1640) over the first dielectric material; depositing a second dielectric material (150, 550, 1050, 1650) over the first electrode material; depositing a second electrode material (160, 560, 1060, 1660) over the second dielectric material; patterning the second electrode material to form a top electrode (211, 611, 1111, 1611) of a first capacitor (210, 710, 1310, 1615); and patterning the first electrode material to form a top electrode (221, 721, 1221, 1621) of a second capacitor (220, 720, 1320, 1625), to form an electrode (212, 712, 1212, 1612) of the first capacitor, and to define a resistor (230, 730, 1330).Type: ApplicationFiled: April 20, 2009Publication date: September 10, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Thomas P. Remmel, Sriram Kalpat, Melvy F. Miller, Peter Zurcher
-
Publication number: 20090218642Abstract: A microelectromechanical systems (MEMS) component 20 includes a portion 32 of a MEMS structure 30 formed on a semiconductor substrate 34 and a portion 36 of the structure 30 formed in a non-semiconductor substrate 22. The non-semiconductor substrate 22 is in fixed communication with the semiconductor substrate 34 with the portion 32 of the MEMS structure 30 being interposed between the substrates 34 and 22. A fabrication method 96 entails utilizing semiconductor thin-film processing techniques to form the portion 32 on the semiconductor substrate 34, and utilizing a lower cost processing technique to fabricate the portion 36 in the non-semiconductor substrate 22. The portions 32 and 36 are coupled to yield the MEMS structure 30, and the MEMS structure 30 can be attached to another substrate as needed for additional functionality.Type: ApplicationFiled: February 29, 2008Publication date: September 3, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Melvy F. Miller, Daniel N. Koury, JR., Lianjun Liu
-
Patent number: 7567782Abstract: Methods and apparatus are provided to enable a transceiver (200) or transmitter including a single PA line-up (210) to transmit signals having frequencies in two or more different frequency bands, and/or having two or more different modulation types, and/or having two or more different RF power levels. The single PA line-up includes at least one variable matching circuit (216) and a variable harmonic filter (240) to tune match and tune filter communication signals prior to transmission. The variable matching circuit and the variable harmonic filter each include at least one variable capacitive element (2160 and 2400) that switches ON/OFF depending on whether a low frequency signal or a high frequency signal is being transmitted. Each variable capacitive element includes separate direct current and radio frequency terminals to enable the single PA line-up to change signal modulation and/or RF power levels in addition to frequencies.Type: GrantFiled: July 28, 2006Date of Patent: July 28, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Melvy F. Miller
-
Publication number: 20090152698Abstract: An integrated matching network includes a first die on a substrate, a second die on the substrate, and a metallization layer on the first and second dies. The second die has a capacitance, the metallization layer has an inductance, and the capacitance and inductance together provide a shunt impedance from the first die to the substrate. The integrated matching network includes a first die having a power amplifier, a second die having a capacitor, and a metal interconnect coupled to the power amplifier and the first capacitor. The metal interconnect has an inductance. The capacitor and metal interconnect form a shunt impedance.Type: ApplicationFiled: February 23, 2009Publication date: June 18, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Melvy F. Miller, Juergen A. Foerstner
-
Patent number: 7535079Abstract: A method of making a semiconductor device includes the steps of: providing a semiconductor substrate (110, 510, 1010, 1610) having a patterned interconnect layer (120, 520, 1020, 1620) formed thereon; depositing a first dielectric material (130, 530, 1030, 1630) over the interconnect layer; depositing a first electrode material (140, 540, 1040, 1640) over the first dielectric material; depositing a second dielectric material (150, 550, 1050, 1650) over the first electrode material; depositing a second electrode material (160, 560, 1060, 1660) over the second dielectric material; patterning the second electrode material to form a top electrode (211, 611, 1111, 1611) of a first capacitor (210, 710, 1310, 1615); and patterning the first electrode material to form a top electrode (221, 721, 1221, 1621) of a second capacitor (220, 720, 1320, 1625), to form an electrode (212, 712, 1212, 1612) of the first capacitor, and to define a resistor (230, 730, 1330).Type: GrantFiled: September 4, 2007Date of Patent: May 19, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Thomas P. Remmel, Sriram Kalpat, Melvy F. Miller, Peter Zurcher
-
Patent number: 7528062Abstract: An integrated matching network and method for manufacturing an integrated matching network are provided. The method includes forming (405) a first die on a substrate, forming (410) a second die on the substrate, and forming (415) a metallization layer on the first and second dies. The second die has a capacitance, the metallization layer has an inductance, and the capacitance and inductance together provide a shunt impedance from the first die to the substrate. The integrated matching network includes a first die having a PA (101), a second die having a capacitor (102), and a metal interconnect (108) coupled to the PA and the first capacitor. The metal interconnect (108) has an inductance. The capacitor (102) and metal interconnect (108) form a shunt impedance.Type: GrantFiled: October 25, 2006Date of Patent: May 5, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Melvy F. Miller, Juergen A. Foerstner
-
Patent number: 7439606Abstract: An impedance matching network is integrated on a first die and coupled to a second die, with the first and second dies mounted on a conductive back plate. The impedance matching network comprises a first inductor bridging between the first and second dies, a second inductor coupled to the first inductor and disposed on the first die, and a metal-insulator-metal (MIM) capacitor disposed on the first die. The MIM capacitor has a first metal layer coupled to the second inductor, and a second metal layer grounded to the conductive back plate. A method for manufacturing the integrated impedance matching network comprises the steps of forming an inductor on a die, forming a capacitor on the die, coupling the capacitor to the inductor, coupling the die bottom surface and the capacitor to a conductive plate, and coupling the inductor to another inductor that bridges between the die and another die.Type: GrantFiled: July 30, 2007Date of Patent: October 21, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Qiang Li, Melvy F. Miller, Sergio P. Pacheco
-
Publication number: 20080191293Abstract: A device 20 includes substrates 22 and 24 coupled to form a volume 32 between the substrates. A surface 28 of the substrate 22 faces a surface 30 of the substrate 24. A metal-insulator-metal capacitor 34 is formed on one of the surfaces 28 and 30. A conductive element 58 spans between a top electrode 56 of the capacitor 34 and the other surface 28 and 30. Vias 64 and 66 extend through the substrate 22 and are electrically interconnected with the conductive element 58 and a bottom electrode 52 of the capacitor 34. Another device 72 includes an underpass transmission line 92 formed on a surface 80 of a substrate 74 within a volume 84 formed between the substrate 74 and another substrate 76. The line 92 underlies an integrated device 96 formed on a surface 78 of the substrate 74.Type: ApplicationFiled: February 9, 2007Publication date: August 14, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Lianjun Liu, Melvy F. Miller
-
Publication number: 20080099800Abstract: An integrated matching network and method for manufacturing an integrated matching network are provided. The method includes forming (405) a first die on a substrate, forming (410) a second die on the substrate, and forming (415) a metallization layer on the first and second dies. The second die has a capacitance, the metallization layer has an inductance, and the capacitance and inductance together provide a shunt impedance from the first die to the substrate. The integrated matching network includes a first die having a PA (101), a second die having a capacitor (102), and a metal interconnect (108) coupled to the PA and the first capacitor. The metal interconnect (108) has an inductance. The capacitor (102) and metal interconnect (108) form a shunt impedance.Type: ApplicationFiled: October 25, 2006Publication date: May 1, 2008Inventors: Melvy F. Miller, Juergen A. Foerstner
-
Publication number: 20080026709Abstract: Methods and apparatus are provided to enable a transceiver (200) or transmitter including a single PA line-up (210) to transmit signals having frequencies in two or more different frequency bands, and/or having two or more different modulation types, and/or having two or more different RF power levels. The single PA line-up includes at least one variable matching circuit (216) and a variable harmonic filter (240) to tune match and tune filter communication signals prior to transmission. The variable matching circuit and the variable harmonic filter each include at least one variable capacitive element (2160 and 2400) that switches ON/OFF depending on whether a low frequency signal or a high frequency signal is being transmitted. Each variable capacitive element includes separate direct current and radio frequency terminals to enable the single PA line-up to change signal modulation and/or RF power levels in addition to frequencies.Type: ApplicationFiled: July 28, 2006Publication date: January 31, 2008Inventors: Lianjun Liu, Melvy F. Miller
-
Patent number: 7306986Abstract: A method of making a semiconductor device includes the steps of: providing a semiconductor substrate (110, 510, 1010, 1610) having a patterned interconnect layer (120, 520, 1020, 1620) formed thereon; depositing a first dielectric material (130, 530, 1030, 1630) over the interconnect layer; depositing a first electrode material (140, 540, 1040, 1640) over the first dielectric material; depositing a second dielectric material (150, 550, 1050, 1650) over the first electrode material; depositing a second electrode material (160, 560, 1060, 1660) over the second dielectric material; patterning the second electrode material to form a top electrode (211, 611, 1111, 1611) of a first capacitor (210, 710, 1310, 1615); and patterning the first electrode material to form atop electrode (221, 721, 1221, 1621) of a second capacitor (220, 720, 1320, 1625), to form an electrode (212, 712, 1212, 1612) of the first capacitor, and to define a resistor (230, 730, 1330).Type: GrantFiled: June 9, 2005Date of Patent: December 11, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Thomas P. Remmel, Sriram Kalpat, Melvy F. Miller, Peter Zurcher
-
Patent number: 7276420Abstract: An impedance matching network is integrated on a first die and coupled to a second die, with the first and second dies mounted on a conductive back plate. The impedance matching network comprises a first inductor bridging between the first and second dies, a second inductor coupled to the first inductor and disposed on the first die, and a metal-insulator-metal (MIM) capacitor disposed on the first die. The MIM capacitor has a first metal layer coupled to the second inductor, and a second metal layer grounded to the conductive back plate. A method for manufacturing the integrated impedance matching network comprises the steps of forming an inductor on a die, forming a capacitor on the die, coupling the capacitor to the inductor, coupling the die bottom surface and the capacitor to a conductive plate, and coupling the inductor to another inductor that bridges between the die and another die.Type: GrantFiled: July 11, 2005Date of Patent: October 2, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Qiang Li, Melvy F. Miller, Sergio P. Pacheco