Patents by Inventor Meng-Han Huang
Meng-Han Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11980035Abstract: A semiconductor device includes a first conductor structure extending along a lateral direction. The semiconductor device includes a first memory film that extends along a vertical direction and is in contact with the first conductor structure. The semiconductor device includes a first semiconductor film that extends along the vertical direction and is in contact with the first memory film. Ends of the first semiconductor film align with ends of the first memory film, respectively. The semiconductor device includes a second conductor structure extending along the vertical direction. The semiconductor device includes a third conductor structure extending along the vertical direction. The semiconductor device includes a fourth conductor structure extending along the vertical direction. The second and fourth conductor structures are coupled to the ends of the first semiconductor film, and the third conductor structure is coupled to a portion of the first semiconductor film between its ends.Type: GrantFiled: August 27, 2021Date of Patent: May 7, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Publication number: 20240147718Abstract: Some embodiments of the present application are directed towards an integrated circuit (IC). The integrated circuit includes a semiconductor substrate including a logic region and a memory cell region. A logic device is arranged on the logic region. A memory device is arranged on the memory cell region. An isolation structure extends into a top surface of the semiconductor substrate, and laterally separates the logic region from the memory cell region. The isolation structure includes dielectric material and has an uppermost surface and a slanted upper surface extending from the uppermost surface to an edge of the isolation structure proximate to memory cell region.Type: ApplicationFiled: January 8, 2024Publication date: May 2, 2024Inventors: Meng-Han Lin, Chih-Ren Hsieh, Chen-Chin Liu, Chih-Pin Huang
-
Publication number: 20240145381Abstract: In some embodiments, the present disclosure relates an integrated chip including a substrate. A conductive interconnect feature is arranged over the substrate. The conductive interconnect feature has a base feature portion with a base feature width and an upper feature portion with an upper feature width. The upper feature width is narrower than the base feature width such that the conductive interconnect feature has tapered outer feature sidewalls. An interconnect via is arranged over the conductive interconnect feature. The interconnect via has a base via portion with a base via width and an upper via portion with an upper via width. The upper via width is wider than the base via width such that the interconnect via has tapered outer via sidewalls.Type: ApplicationFiled: January 9, 2024Publication date: May 2, 2024Inventors: Shin-Yi Yang, Hsin-Yen Huang, Ming-Han Lee, Shau-Lin Shue, Yu-Chen Chan, Meng-Pei Lu
-
Publication number: 20240138153Abstract: A ferroelectric memory device and a memory array are provided. The ferroelectric memory device includes a word line; a pair of source/drain electrodes, a channel layer, a work function layer and a ferroelectric layer. The source/drain electrodes are disposed at opposite sides of the word line, and elevated from the word line. The channel layer has a bottom planar portion and wall portions. The bottom planar portion extends along a top surface of the word line, and opposite ends of the bottom planar portion are connected to sidewalls of the source/drain electrodes through opposite ones of the wall portions. The work function layer is electrically connected to the word line, and extends along the bottom planar portion and the wall portions of the channel layer. The ferroelectric layer separates the channel layer from the work function layer.Type: ApplicationFiled: March 5, 2023Publication date: April 25, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang, Sai-Hooi Yeong
-
Patent number: 11968828Abstract: A semiconductor device is provided. The semiconductor device includes a semiconductor substrate and a first gate stack. An isolation feature is formed in the semiconductor substrate, and a cell region and a peripheral region adjacent to the cell region are defined in the semiconductor substrate. The first gate stack is disposed on the peripheral region of the semiconductor substrate. The first gate stack includes a first dielectric layer and a gate electrode layer disposed on the first dielectric layer and covering a top surface of the first dielectric layer. The first dielectric layer is disposed on the semiconductor substrate and has a concave profile.Type: GrantFiled: July 9, 2019Date of Patent: April 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Han Lin, Wen-Tuo Huang, Yong-Shiuan Tsair
-
Publication number: 20240107772Abstract: A semiconductor structure is provided. The semiconductor structure includes a gate structure, disposed over a substrate; a ferroelectric material, disposed over the gate structure; a source structure and a drain structure, disposed above the ferroelectric material; an isolation, surrounding the source structure and the drain structure; and an oxide semiconductor, surrounding a portion of the isolation between the source structure and the drain structure. A method of manufacturing the semiconductor structure is also provided.Type: ApplicationFiled: January 12, 2023Publication date: March 28, 2024Inventors: MENG-HAN LIN, CHIA-EN HUANG
-
Patent number: 11942475Abstract: The present disclosure describes a method for forming (i) input/output (I/O) fin field effect transistors (FET) with polysilicon gate electrodes and silicon oxide gate dielectrics integrated and (ii) non-I/O FETs with metal gate electrodes and high-k gate dielectrics. The method includes depositing a silicon oxide layer on a first region of a semiconductor substrate and a high-k dielectric layer on a second region of the semiconductor substrate; depositing a polysilicon layer on the silicon oxide and high-k dielectric layers; patterning the polysilicon layer to form a first polysilicon gate electrode structure on the silicon oxide layer and a second polysilicon gate electrode structure on the high-k dielectric layer, where the first polysilicon gate electrode structure is wider than the second polysilicon gate electrode structure and narrower than the silicon oxide layer. The method further includes replacing the second polysilicon gate electrode structure with a metal gate electrode structure.Type: GrantFiled: October 18, 2019Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Meng-Han Lin, Wen-Tuo Huang, Yong-Shiuan Tsair
-
Publication number: 20240099024Abstract: A semiconductor device includes a first transistor, a second transistor, and a memory component. The first transistor includes a first silicon layer, a high-k gate dielectric layer above the first silicon layer, a first metal gate above the high-k gate dielectric layer, and first source/drain regions within the first silicon layer. The second transistor includes a second silicon layer, a first silicon oxide layer above the second silicon layer, a plurality of first doped silicon gates above the first silicon oxide layer, a plurality of second doped silicon gates above the first silicon oxide layer and alternately arranged with the plurality of first doped silicon gates, and second source/drain regions within the second silicon layer. The memory component is above the first and second transistors, and electrically coupled to the second source or drain region.Type: ApplicationFiled: November 21, 2023Publication date: March 21, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Publication number: 20240092665Abstract: A method for treating wastewater containing ertriazole compounds is provided. Hypochlorous acid (HOCl) having a neutral to slightly acidic pH value is added to the wastewater containing triazole compounds for reaction, thereby effectively reacting more than 90% of triazole compounds.Type: ApplicationFiled: August 31, 2023Publication date: March 21, 2024Inventors: KUO-CHING LIN, YUNG-CHENG CHIANG, SHR-HAN SHIU, MENG-CHIH CHUNG, YI-SYUAN HUANG
-
Publication number: 20240099016Abstract: A memory structure includes a plurality of memory cells arranged in an array. Each of the memory cells includes a memory region, a word line portion disposed on a first surface of the memory region, a first conductive block disposed on a second surface of the memory region opposite to the first surface, a second conductive block disposed on the second surface of the memory region, and a third conductive block disposed on the second surface of the memory region such that the third conductive block is disposed between and separated from the first conductive block and the second conductive block.Type: ApplicationFiled: February 17, 2023Publication date: March 21, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Han LIN, Chia-En HUANG, Sai-Hooi YEONG
-
Publication number: 20240097032Abstract: A method (of writing to a ferroelectric field-effect transistor (FeFET) configured as a 2-bit storage device that stores two bits, wherein the FeFET includes a first source/drain (S/D) terminal, a second S/D terminal, a gate terminal and a ferroelectric layer, a second bit being at a first end of the ferroelectric layer, the first end being proximal to the first S/D terminal) includes: setting the second bit to a logical 1 value, the setting a second bit including applying a gate voltage to the gate terminal, and applying a first source/drain voltage to the second S/D terminal; and wherein the first source/drain voltage is lower than the gate voltage.Type: ApplicationFiled: November 24, 2023Publication date: March 21, 2024Inventors: Meng-Han LIN, Chia-En HUANG, Han-Jong CHIA, Martin LIU, Sai-Hooi YEONG, Yih WANG
-
Publication number: 20240088139Abstract: The present disclosure describes a method for forming polysilicon resistors with high-k dielectrics and polysilicon gate electrodes. The method includes depositing a resistor stack on a substrate having spaced apart first and second isolation regions. Further the method includes patterning the resistor stack to form a polysilicon resistor structure on the first isolation region and a gate structure between the first and second isolation regions, and doping the polysilicon resistor structure to form a doped layer in the polysilicon layer of the polysilicon resistor structure and source-drain regions in the substrate adjacent to the gate structure. Also, the method includes replacing the polysilicon layer in the gate structure with a metal gate electrode to form a transistor structure.Type: ApplicationFiled: November 21, 2023Publication date: March 14, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY , LTD.Inventors: Meng-Han LIN, Wen-Tuo Huang, Yong-Shiuan Tsair
-
Publication number: 20240081077Abstract: A transistor includes a first semiconductor layer, a second semiconductor layer, a semiconductor nanosheet, a gate electrode and source and drain electrodes. The semiconductor nanosheet is physically connected to the first semiconductor layer and the second semiconductor layer. The gate electrode wraps around the semiconductor nanosheet. The source and drain electrodes are disposed at opposite sides of the gate electrode. The first semiconductor layer surrounds the source electrode, the second semiconductor layer surrounds the drain electrode, and the semiconductor nanosheet is disposed between the source and drain electrodes.Type: ApplicationFiled: September 1, 2022Publication date: March 7, 2024Applicants: Taiwan Semiconductor Manufacturing Company, Ltd., National Yang Ming Chiao Tung UniversityInventors: Po-Tsun Liu, Meng-Han Lin, Zhen-Hao Li, Tsung-Che Chiang, Bo-Feng Young, Hsin-Yi Huang, Sai-Hooi Yeong, Yu-Ming Lin
-
Publication number: 20240074205Abstract: A semiconductor device includes a plurality of ferroelectric memory cells arranged over a substrate. Each of the plurality of ferroelectric memory cells includes: a first conductive structure extending along a first lateral direction and having a central portion and a pair of side portions, the side portions respectively extending away from the central portion along a second lateral direction perpendicular to the first lateral direction; a ferroelectric layer disposed above the first conductive structure and in contact with the central portion of the first conductive structure; a channel film disposed above a portion of the ferroelectric layer; a second conductive structure disposed above and in contact with the channel film; and a third conductive structure disposed above and in contact with the channel film.Type: ApplicationFiled: August 26, 2022Publication date: February 29, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Patent number: 11916155Abstract: An optoelectronic package and a method for producing the optoelectronic package are provided. The optoelectronic package includes a carrier, a photonic device, a first encapsulant and a second encapsulant. The photonic device is disposed on the carrier. The first encapsulant covers the carrier and is disposed around the photonic device. The second encapsulant covers the first encapsulant and the photonic device. The first encapsulant has a topmost position and a bottommost position, and the topmost position is not higher than a surface of the photonic device.Type: GrantFiled: May 21, 2021Date of Patent: February 27, 2024Assignees: LITE-ON OPTO TECHNOLOGY (CHANGZHOU) CO., LTD., LITE-ON TECHNOLOGY CORPORATIONInventors: Chien-Hsiu Huang, Bo-Jhih Chen, Kuo-Ming Chiu, Meng-Sung Chou, Wei-Te Cheng, Kai-Chieh Liang, Yun-Ta Chen, Yu-Han Wang
-
Patent number: 9630166Abstract: A method is provided for fabricating a catalyst carrier. At first, aluminum hydroxide is used for forming an alumina powder. The alumina powder is mixed with carbon nanotubes and a complex additive to be shaped into a cake. The cake is kneaded into a noodle-like shape to be hot-dried. Then, calcination is processed in a furnace under 1200 celsius degrees (° C.) with air passed through. The crystal structure remains without phase change. A catalyst carrier of ?-alumina having nano-scaled pores is formed. The catalyst carrier is a powdery material made into different three-dimensional forms. The catalyst carrier thus fabricated is suitable for generating hydrogen through methane reformation. The catalyst carrier has a methane conversion greater than 99 percents. The catalyst carrier will not be crumbled under 800° C. for 4000 hours without carbon deposit.Type: GrantFiled: February 3, 2016Date of Patent: April 25, 2017Assignee: INSTITUTE OF NUCLEAR ENERGY RESEARCH, ATOMIC ENERGY COUNCIL, Executive Yuan, R.O.C.Inventors: Meng-han Huang, Yi-Sin Chou, Ning-Yih Hsu, Ruey-Yi Lee, Wen-Song Hwang
-
Publication number: 20160362355Abstract: An oil product of gasoline is fabricated. The product contains hydrocarbon compound ranged as a gasoline composition. The purification process of dimethyl ether (DME) used in the present invention greatly reduces the feed rate for obtaining a smaller reactor with cost down. Carbon dioxide (CO2) is separated to be recycled back to the gasifier to be reused, archived or used otherwise for improves global environment. At the same time, CO2 is reacted with hydrocarbons, water vapor, etc. through a novel high-temperature plasma torch to generate a synthesis gas (syngas) of carbon monoxide (CO) and hydrogen (H2) for regulating a hydrogen/carbon ratio of a biomass- or hydrocarbon-synthesized compound and helping subsequent chemical synthesis reactions. In the end, the final gasoline production has a high yield, a high octane rate, low nitrogen and sulfur pollution and a highly ‘green’ quality.Type: ApplicationFiled: June 12, 2015Publication date: December 15, 2016Inventors: Kuo-Chao Liang, How-Ming Lee, Shiaw-Huei Chen, Feng-Mei Yeh, To-Mei Wang, Meng-Han Huang, Lieh-Chih Chang, Chin-Ching Tzeng
-
Patent number: 9433911Abstract: A reactor using honeycomb catalyst is provided for fuel reformation with high activity and heat stability. The reactor comprises a heating tube, a methane gas inlet, a three-way steam inlet and a hydrogen-rich gas outlet. The three-way steam inlet is near to the heating tube for providing heat required for reformation and to reduce power consumption. The heating tube is made of an inconel material so that the overall reaction may be carried out at high temperature. The heating tube is set with a honeycomb carrier of cordierite. The honeycomb carrier is pasted with carbon nanotube and heat-treated to increase internal surface area. The honeycomb carrier has a Pt/CeO2/?-Al2O3 catalyst; is placed in the heating tube; and has honeycomb-pores channels parallel to a main axis of the heating tube.Type: GrantFiled: February 5, 2015Date of Patent: September 6, 2016Assignee: INSTITUTE OF NUCLEAR ENERGY RESEARCH, ATOMIC ENERGY COUNCILInventors: Meng-Han Huang, Ning-Yih Hsu, Yi-Sin Chou, Shean-du Chiou, Su-Hsine Lin, Hwa-Yuang Tzeng, Ruey-Yi Lee
-
Publication number: 20160228838Abstract: A reactor using honeycomb catalyst is provided for fuel reformation with high activity and heat stability. The reactor comprises a heating tube, a methane gas inlet, a three-way steam inlet and a hydrogen-rich gas outlet. The three-way steam inlet is near to the heating tube for providing heat required for reformation and to reduce power consumption. The heating tube is made of an inconel material so that the overall reaction may be carried out at high temperature. The heating tube is set with a honeycomb carrier of cordierite. The honeycomb carrier is pasted with carbon nanotube and heat-treated to increase internal surface area. The honeycomb carrier has a Pt/CeO2/?-Al2O3 catalyst; is placed in the heating tube; and has honeycomb-pores channels parallel to a main axis of the heating tube.Type: ApplicationFiled: February 5, 2015Publication date: August 11, 2016Inventors: Meng-Han Huang, Ning-Yih Hsu, Yi-Sin Chou, Shean-du Chiou, Su-Hsine Lin, Hwa-Yuang Tzeng, Ruey-Yi Lee