Patents by Inventor Meng-Jin Tsai
Meng-Jin Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8389410Abstract: A chemical-mechanical polishing process includes the steps of providing a semiconductor substrate having a first conductive line thereon, and then forming at least one dielectric layer over the substrate and the first conductive line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a cap layer is formed over the polished dielectric layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH2Cl2) as the main reactive agent. Finally, a via opening is formed through the dielectric layer and the cap layer, and a second conductive line that couples electrically with the first conductive line through the via opening.Type: GrantFiled: April 14, 2011Date of Patent: March 5, 2013Assignee: United Microelectronics Corp.Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Publication number: 20110189854Abstract: A chemical-mechanical polishing process includes the steps of providing a semiconductor substrate having a first conductive line thereon, and then forming at least one dielectric layer over the substrate and the first conductive line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a cap layer is formed over the polished dielectric layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH2Cl2) as the main reactive agent. Finally, a via opening is formed through the dielectric layer and the cap layer, and a second conductive line that couples electrically with the first conductive line through the via opening.Type: ApplicationFiled: April 14, 2011Publication date: August 4, 2011Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Patent number: 7947603Abstract: A chemical-mechanical polishing process for forming a conductive interconnect includes the steps of providing a semiconductor substrate having a first conductive line thereon, and then forming at least one dielectric layer over the substrate and the first conductive line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a cap layer is formed over the polished dielectric layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH.sub.4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH.sub.2Cl.sub.2) as the main reactive agent.Type: GrantFiled: December 28, 2007Date of Patent: May 24, 2011Assignee: United Microelectronics Corp.Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Publication number: 20080102635Abstract: A chemical-mechanical polishing process for forming a conductive interconnect includes the steps of providing a semiconductor substrate having a first conductive line thereon, and then forming at least one dielectric layer over the substrate and the first conductive line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a cap layer is formed over the polished dielectric layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH.sub.4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH.sub.2Cl.sub.2) as the main reactive agent.Type: ApplicationFiled: December 28, 2007Publication date: May 1, 2008Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Patent number: 7335598Abstract: A chemical-mechanical polishing process for forming a metallic interconnect includes the steps of providing a semiconductor substrate having a first metallic line thereon, and then forming a dielectric layer over the substrate and the first metallic line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a thin cap layer is formed over the polished dielectric layer. The thin cap layer having a thickness of between 1000-3000 Angstroms can be, for example, a silicon dioxide layer, a phosphosilicate glass layer or a silicon-rich oxide layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH2Cl2) as the main reactive agent.Type: GrantFiled: April 19, 2005Date of Patent: February 26, 2008Assignee: United Microelectronics Corp.Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Publication number: 20060084259Abstract: A manufacturing method of wafer passivation layer and manufacturing method of wafer bump. First, a wafer is provided with an active surface, which has a passivation layer and reveals a plurality of bonding pads on said passivation. Next, a redistribution layer is formed on the wafer and is electrically connected with the bonding pad. Further, a dielectric layer is formed on the wafer to cover the redistribution layer. Then, said dielectric layer is cured, followed by a patterning process, so that part of the redistribution layer can be revealed from the passivation. Next, plasma cleaning is performed on the active surface of the wafer, and the dielectric layer is cured again. Further, a bumping process is performed. This manufacturing method of wafer passivation and manufacturing method of wafer bump can effectively reduce potential damages of the passivation in further processing procedures and enhance yields.Type: ApplicationFiled: October 7, 2005Publication date: April 20, 2006Inventor: Meng-Jin Tsai
-
Publication number: 20050186799Abstract: A chemical-mechanical polishing process for forming a metallic interconnect includes the steps of providing a semiconductor substrate having a first metallic line thereon, and then forming a dielectric layer over the substrate and the first metallic line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a thin cap layer is formed over the polished dielectric layer. The thin cap layer having a thickness of between 1000-3000 Angstroms can be, for example, a silicon dioxide layer, a phosphosilicate glass layer or a silicon-rich oxide layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH2Cl2) as the main reactive agent.Type: ApplicationFiled: April 19, 2005Publication date: August 25, 2005Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Patent number: 6913993Abstract: A chemical-mechanical polishing process for forming a metallic interconnect includes the steps of providing a semiconductor substrate having a first metallic line thereon, and then forming a dielectric layer over the substrate and the first metallic line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a thin cap layer is formed over the polished dielectric layer. The thin cap layer having a thickness of between 1000-3000 ? can be, for example, a silicon dioxide layer, a phosphosilicate glass layer or a silicon-rich oxide layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH2Cl2) as the main reactive agent.Type: GrantFiled: November 20, 2001Date of Patent: July 5, 2005Assignee: United Microelectronics Corp.Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Patent number: 6403487Abstract: A method is provided for forming separated spacer structures in a mixed-mode integrated circuit, which can be used to form spacer structures with different widths for the various kinds of devices in the mixed-mode integrated circuit. The method is for use on a semiconductor substrate which is formed with at least a first gate for a first kind of device of the mixed-mode integrated circuit and a second gate for a second kind of device of the integrated circuit, with the second gate being larger in width than the first gate such that the first gate is formed with a first spacer structure on the sidewalls thereof to a first desired width while the second gate is formed with a second spacer structure on the sidewalls thereof to a second desired width larger than the first desired width.Type: GrantFiled: December 16, 1997Date of Patent: June 11, 2002Assignee: United Microelectronics Corp.Inventors: Cheng-Han Huang, Meng-Jin Tsai, Cheng-Jung Hsu, Po-Hung Chen
-
Publication number: 20020052117Abstract: A chemical-mechanical polishing process for forming a metallic interconnect includes the steps of providing a semiconductor substrate having a first metallic line thereon, and then forming a dielectric layer over the substrate and the first metallic line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a thin cap layer is formed over the polished dielectric layer. The thin cap layer having a thickness of between 1000-3000 Å can be, for example, a silicon dioxide layer, a phosphosilicate glass layer or a silicon-rich oxide layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH2C12) as the main reactive agent.Type: ApplicationFiled: November 20, 2001Publication date: May 2, 2002Inventors: Kun-Lin Wu, Meng-Jin Tsai
-
Patent number: 6281694Abstract: A monitor method for testing probe pins is described in this invention. In accordance with the method of the present invention, a particular probe pin with short, deformity or unstable contact is identified.Type: GrantFiled: November 30, 1999Date of Patent: August 28, 2001Assignee: United Microelectronics Corp.Inventor: Meng-Jin Tsai
-
Patent number: 6268266Abstract: A method for forming enhanced field oxide (FOX) region of low voltage devices in a high voltage process is disclosed. The method includes providing a semiconductor structure comprising a substrate, two field oxide regions on the substrate, a well between the two field oxide regions in the substrate and a silicon nitride layer between the two field oxide regions above the well. As a key step, nitrogen is implanted into the semiconductor structure, and the silicon nitride layer is then removed. Then, a gate oxide layer on the well and silicon oxynitride layer on the field oxide regions are all formed in-situ.Type: GrantFiled: October 22, 1999Date of Patent: July 31, 2001Assignee: United Microelectronics Corp.Inventors: Ching-Chun Hwang, Fei-Hung Chen, Meng-Jin Tsai, Wei-Chung Chen
-
Patent number: 6251748Abstract: A method of manufacturing shallow trench isolation structure comprising the steps of forming a polysilicon mask layer over a substrate, and then patterning the polysilicon mask layer and the substrate to form a trench. Thereafter, a silicon nitride layer is formed covering the sidewalls of the trench. Next, a high-density chemical vapor deposition method is used to deposit oxide material into the trench. Finally, the surface is polished to remove a portion of the oxide layer and the silicon nitride layer until the polysilicon mask layer is exposed. The shallow trench isolation structure can avoid subthreshold kink effect and reduce subthreshold leakage current.Type: GrantFiled: October 1, 1998Date of Patent: June 26, 2001Assignee: United Microelectronics Corp.Inventor: Meng-Jin Tsai
-
Patent number: 6232197Abstract: A metal-insulator-metal capacitor for improved mixed-mode capacitor in a logic circuit of a semiconductor device is disclosed. The bottom electrode of the capacitor is polycide and the top electrode is metal formed by damascene technology. The middle layer of the capacitor is a dielectric layer formed by using a chemical vapor deposition method. The voltage coefficient of this capacitor is approximate to zero.Type: GrantFiled: April 7, 1999Date of Patent: May 15, 2001Assignee: United Microelectronics Corp,Inventor: Meng-Jin Tsai
-
Publication number: 20010000034Abstract: The present invention proposes a method for improving the damascene process window for metallization and utilizes an anti-reflective coating to increase the precision of the photolithography process. An inter-layer dielectric and an anti-reflective layer are formed in turn on a semiconductor substrate. The inter-layer dielectric is patterned to form the interconnection line regions. A conductive layer is then deposited on the semiconductor substrate and fills the interconnecting line regions. The chemical mechanical polish is performed to remove a portions of the conductive layer exceeding the interconnect line regions and simultaneously remove residual portion of said anti-reflective layer.Type: ApplicationFiled: November 30, 2000Publication date: March 15, 2001Inventors: Meng-Jin Tsai, Yimin Huang
-
Patent number: 6190983Abstract: A method for providing triangle shapes of high-density plasma CVD film, thereby the grad and source/drain implantation can be applied in the same step, and an offset source/drain mask layer can be eliminated. A substrate is provided incorporating a device, wherein the device is defined as a high-voltage MOS region. Sequentially, a plurality of field oxides are formed on the substrate, one of the field oxides is spaced from another of the field oxides by a high-voltage MOS region. Then, a gate oxide layer is formed above the silicon substrate. Moreover, a polysilicon layer is deposited over the gate oxide layer. A photoresist layer is formed above the polysilicon layer and gate oxide layer, wherein the photoresist layer is defined and etched to form a gate. Then, the photoresist layer is removed. Consequentially, a dielectric layer is deposited and etched above the polysilicon layer by using high-density plasma CVD to result in the inherit triangle shape of high-density plasma CVD film characteristic.Type: GrantFiled: October 29, 1999Date of Patent: February 20, 2001Assignee: United Microelectronics Corp.Inventor: Meng-Jin Tsai
-
Patent number: 6156640Abstract: A method for improving the damascene process window for metallization utilizes an anti-reflective coating to increase the precision of the photolithography process. An inter-layer dielectric and an anti-reflective layer are formed in turn on a semiconductor substrate. The inter-layer dielectric is patterned to form the interconnecting line regions. A conductive layer is then deposited on the semiconductor substrate and fills the interconnecting line regions. The chemical mechanical polish is performed to remove a portion of the conductive layer exceeding the interconnect line regions and simultaneously remove residual portion of said anti-reflective layer.Type: GrantFiled: July 14, 1998Date of Patent: December 5, 2000Assignee: United Microelectronics Corp.Inventors: Meng-Jin Tsai, Yimin Huang
-
Patent number: 6140156Abstract: A method for fabricating a photodiode is described in which a pad oxide layer and a silicon nitride layer are sequentially formed on a provided substrate. The silicon nitride layer, and the pad oxide layer and the substrate are sequentially patterned to form an opening in the substrate. A spacer is formed on the sidewall of the opening. With the spacer and the silicon nitride layer serving as a mask, the substrate is etched forming a trench in the substrate. An oxide plug is then formed filling the trench and the opening using the conventional shallow trench fabrication method. A P-well region and an N-well region are formed respectively on two sides of the trench.Type: GrantFiled: July 13, 1999Date of Patent: October 31, 2000Assignee: United Microelectronics Corp.Inventor: Meng-Jin Tsai
-
Patent number: 6114220Abstract: A method of fabricating a shallow trench isolation includes formation of a trench in a substrate. An oxide layer is formed on the substrate to fill the trench. A barrier layer and a coating layer are formed in sequence over the substrate. A first etching step is performed to remove a portion of the coating layer and the oxide layer to at least expose the oxide layer on the mask layer. A second etching step is performed to remove the other portion of the coating layer and the oxide layer until exposing the mask layer. Thus, micro-scratches and defects do not happen and thus the invention prevents the occurrence of bridging effect and short circuits.Type: GrantFiled: November 18, 1998Date of Patent: September 5, 2000Assignee: United Microelectronics Corp.Inventor: Meng-Jin Tsai
-
Patent number: 6077784Abstract: A chemical-mechanical polishing process for forming a metallic interconnect includes the steps of providing a semiconductor substrate having a first metallic line thereon, and then forming a dielectric layer over the substrate and the first metallic line. Next, a chemical-mechanical polishing method is used to polish the surface of the dielectric layer. Thereafter, a thin cap layer is formed over the polished dielectric layer. The thin cap layer having a thickness of between 1000-3000 .ANG. can be, for example, a silicon dioxide layer, a phosphosilicate glass layer or a silicon-rich oxide layer. The method of forming the cap layer includes depositing silicon oxide using a chemical vapor deposition method with silicane (SiH.sub.4) or tetra-ethyl-ortho-silicate (TEOS) as the main reactive agent. Alternatively, the cap layer can be formed by depositing silicon nitride using a chemical vapor deposition method with silicane or silicon dichlorohydride (SiH.sub.2 Cl.sub.2) as the main reactive agent.Type: GrantFiled: August 11, 1998Date of Patent: June 20, 2000Assignee: United Microelectronics Corp.Inventors: Kun-Lin Wu, Meng-Jin Tsai