Patents by Inventor Menping Chang
Menping Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9094197Abstract: An energy efficient Ethernet physical layer (PHY) device including an EEE control module configured to generate a control signal to transition the PHY device into a low power consumption mode based an operating condition, and a pause frame generator module responsive to the control signals to generate a pause frame. The pause frame generator module is configured to send the pause frame to a media access control (MAC) device to reduce an incoming flow of data packets from the MAC device to the PHY device for a pause time duration. In operation, the pause frame generator module generates the pause frame including a pause time indicating the length of time for the PHY device to be in the low power consumption mode. The value of the pause time for each pause frame is determined adaptively based on the type of data traffic to be transmitted from the PHY device.Type: GrantFiled: December 16, 2014Date of Patent: July 28, 2015Assignee: Micrel, Inc.Inventors: Wei-Chieh Chang, Wei-Chi Lo, Charng-Show Li, Menping Chang
-
Publication number: 20150163045Abstract: An energy efficient Ethernet physical layer (PHY) device including an EEE control module configured to generate a control signal to transition the PHY device into a low power consumption mode based an operating condition, and a pause frame generator module responsive to the control signals to generate a pause frame. The pause frame generator module is configured to send the pause frame to a media access control (MAC) device to reduce an incoming flow of data packets from the MAC device to the PHY device for a pause time duration. In operation, the pause frame generator module generates the pause frame including a pause time indicating the length of time for the PHY device to be in the low power consumption mode. The value of the pause time for each pause frame is determined adaptively based on the type of data traffic to be transmitted from the PHY device.Type: ApplicationFiled: December 16, 2014Publication date: June 11, 2015Inventors: Wei-Chieh Chang, Wei-Chi Lo, Charng-Show Li, Menping Chang
-
Patent number: 8942144Abstract: An energy efficient Ethernet physical layer (PHY) device including an EEE control module configured to generate a control signal to transition the PHY device into a low power consumption mode based an operating condition, and a pause frame generator module responsive to the control signals to generate a pause frame. The pause frame generator module is configured to send the pause frame to a media access control (MAC) device to reduce an incoming flow of data packets from the MAC device to the PHY device for a pause time duration. In operation, the pause frame generator module generates the pause frame including a pause time indicating the length of time for the PHY device to be in the low power consumption mode. The value of the pause time for each pause frame is determined adaptively based on the amount of data traffic to be transmitted from the PHY device.Type: GrantFiled: May 12, 2011Date of Patent: January 27, 2015Assignee: Micrel, Inc.Inventors: Wei-Chieh Chang, Wei-Chi Lo, Charng-Show Li, Menping Chang
-
Patent number: 8774016Abstract: A network device includes a physical layer transceiver configured to receive incoming data on a data link at an input clock rate and to store the incoming data in a buffer. The physical layer transceiver includes a Media Independent Interface (MII) controller configured to receive the incoming data stored in the buffer and to transmit the incoming data over a MII bus based on a MII clock where the MII clock is a spread spectrum clock. The network device further includes a Media Access Control (MAC) device configured to receiving incoming data from the physical layer transceiver over the MII bus where the incoming data is clocked by the spread spectrum MII clock.Type: GrantFiled: March 1, 2012Date of Patent: July 8, 2014Assignee: Micrel, Inc.Inventors: Litai Lu, Sheng Lin, Yuwen Hsia, Menping Chang
-
Publication number: 20130229926Abstract: A network device includes a physical layer transceiver configured to receive incoming data on a data link at an input clock rate and to store the incoming data in a buffer. The physical layer transceiver includes a Media Independent Interface (MII) controller configured to receive the incoming data stored in the buffer and to transmit the incoming data over a MII bus based on a MII clock where the MII clock is a spread spectrum clock. The network device further includes a Media Access Control (MAC) device configured to receiving incoming data from the physical layer transceiver over the MII bus where the incoming data is clocked by the spread spectrum MII clock.Type: ApplicationFiled: March 1, 2012Publication date: September 5, 2013Applicant: MICREL, INC.Inventors: Litai Lu, Sheng Lin, Yuwen Hsia, Menping Chang
-
Patent number: 8462880Abstract: A device for Electro-Magnetic Interference (EMI) reduction in an Ethernet system has an Ethernet compatible device. The Ethernet compatible device has a filter for adjusting a signal outputted by the Ethernet compatible device for EMI reduction.Type: GrantFiled: August 26, 2009Date of Patent: June 11, 2013Assignee: MICREL, Inc.Inventors: Sheng Lin, Menping Chang
-
Publication number: 20120287829Abstract: An energy efficient Ethernet physical layer (PHY) device including an EEE control module configured to generate a control signal to transition the PHY device into a low power consumption mode based an operating condition, and a pause frame generator module responsive to the control signals to generate a pause frame. The pause frame generator module is configured to send the pause frame to a media access control (MAC) device to reduce an incoming flow of data packets from the MAC device to the PHY device for a pause time duration. In operation, the pause frame generator module generates the pause frame including a pause time indicating the length of time for the PHY device to be in the low power consumption mode. The value of the pause time for each pause frame is determined adaptively based on the amount of data traffic to be transmitted from the PHY device.Type: ApplicationFiled: May 12, 2011Publication date: November 15, 2012Applicant: MICREL, INC.Inventors: Wei-Chieh Chang, Wei-Chi Lo, Charng-Show Li, Menping Chang
-
Patent number: 8022736Abstract: A line driver includes current sources and resistors that form a bridge circuit in which a bridge resistor is connected between an internal node and ground, and a series resistor connected between the internal node and the driver's output node. The internal node is connected to receive a unit current from a first stage transistor, and the output node is connected to receive an amplified current from a second stage transistor that is N times the unit current. The bridge resistor is formed with a resistance value set such that the voltages at the internal node and the output node are equal, i.e., such that no current flows through the series resistor. The resistance value of the series resistor is thus adjustable to optimize output impedance in a manner independent of the driver's gain. An echo cancellation circuit is utilized to eliminate noise from two associated line drivers.Type: GrantFiled: November 24, 2009Date of Patent: September 20, 2011Assignee: Micrel, IncorporatedInventors: Menping Chang, Soon Lim
-
Publication number: 20110051819Abstract: A device for Electro-Magnetic Interference (EMI) reduction in an Ethernet system has an Ethernet compatible device. The Ethernet compatible device has a filter for adjusting a signal outputted by the Ethernet compatible device for EMI reduction.Type: ApplicationFiled: August 26, 2009Publication date: March 3, 2011Inventors: Sheng Lin, Menping Chang
-
Publication number: 20100066405Abstract: A line driver includes current sources and resistors that form a bridge circuit in which a bridge resistor is connected between an internal node and ground, and a series resistor connected between the internal node and the driver's output node. The internal node is connected to receive a unit current from a first stage transistor, and the output node is connected to receive an amplified current from a second stage transistor that is N times the unit current. The bridge resistor is formed with a resistance value set such that the voltages at the internal node and the output node are equal, i.e., such that no current flows through the series resistor. The resistance value of the series resistor is thus adjustable to optimize output impedance in a manner independent of the driver's gain. An echo cancellation circuit is utilized to eliminate noise from two associated line drivers.Type: ApplicationFiled: November 24, 2009Publication date: March 18, 2010Applicant: Micrel, IncorporatedInventors: Menping Chang, Soon Lim
-
Patent number: 7635927Abstract: A semiconductor relay switch having two data ports receiving incoming signals and a power supply terminal receiving a power supply voltage is responsive to a power supply voltage level and an energy level of the incoming signals to open and close its conduction paths. The relay switch is open when a valid power supply level is detected and when there is no supply power on the power supply terminal but a high energy level is detected in the incoming signals. The relay switch is closed to allow conduction between the two data ports only when there is no power supply voltage on the power supply terminal and an energy level below a predetermined threshold is detected in the incoming signals. In one embodiment, the semiconductor relay switch includes a main conduction switch circuit, an energy detect circuit and a control signal generator.Type: GrantFiled: February 4, 2009Date of Patent: December 22, 2009Assignee: Micrel, Inc.Inventors: Menping Chang, Jing Tian
-
Publication number: 20090206886Abstract: A line driver includes current sources and resistors that form a bridge circuit in which a bridge resistor is connected between an internal node and ground, and a series resistor connected between the internal node and the driver's output node. The internal node is connected to receive a unit current from a first stage transistor, and the output node is connected to receive an amplified current from a second stage transistor that is N times the unit current. The bridge resistor is formed with a resistance value set such that the voltages at the internal node and the output node are equal, i.e., such that no current flows through the series resistor. The resistance value of the series resistor is thus adjustable to optimize output impedance in a manner independent of the driver's gain. An echo cancellation circuit is utilized to eliminate noise from two associated line drivers.Type: ApplicationFiled: February 20, 2008Publication date: August 20, 2009Applicant: Micrel, IncorporatedInventors: Menping Chang, Soon Lim
-
Publication number: 20090140579Abstract: A semiconductor relay switch having two data ports receiving incoming signals and a power supply terminal receiving a power supply voltage is responsive to a power supply voltage level and an energy level of the incoming signals to open and close its conduction paths. The relay switch is open when a valid power supply level is detected and when there is no supply power on the power supply terminal but a high energy level is detected in the incoming signals. The relay switch is closed to allow conduction between the two data ports only when there is no power supply voltage on the power supply terminal and an energy level below a predetermined threshold is detected in the incoming signals. In one embodiment, the semiconductor relay switch includes a main conduction switch circuit, an energy detect circuit and a control signal generator.Type: ApplicationFiled: February 4, 2009Publication date: June 4, 2009Applicant: Micrel, Inc.Inventors: Menping Chang, Jing Tian
-
Patent number: 7504748Abstract: A semiconductor relay switch having two data ports receiving incoming signals and a power supply terminal receiving a power supply voltage is responsive to a power supply voltage level and an energy level of the incoming signals to open and close its conduction paths. The relay switch is open when a valid power supply level is detected and when there is no supply power on the power supply terminal but a high energy level is detected in the incoming signals. The relay switch is closed to allow conduction between the two data ports only when there is no power supply voltage on the power supply terminal and an energy level below a predetermined threshold is detected in the incoming signals. In one embodiment, the semiconductor relay switch includes a main conduction switch circuit, an energy detect circuit and a control signal generator.Type: GrantFiled: June 13, 2005Date of Patent: March 17, 2009Assignee: Micrel, Inc.Inventors: Menping Chang, Jing Tian
-
Publication number: 20060290208Abstract: A semiconductor relay switch having two data ports receiving incoming signals and a power supply terminal receiving a power supply voltage is responsive to a power supply voltage level and an energy level of the incoming signals to open and close its conduction paths. The relay switch is open when a valid power supply level is detected and when there is no supply power on the power supply terminal but a high energy level is detected in the incoming signals. The relay switch is closed to allow conduction between the two data ports only when there is no power supply voltage on the power supply terminal and an energy level below a predetermined threshold is detected in the incoming signals. In one embodiment, the semiconductor relay switch includes a main conduction switch circuit, an energy detect circuit and a control signal generator.Type: ApplicationFiled: June 13, 2005Publication date: December 28, 2006Inventors: Menping Chang, Jing Tian
-
Patent number: 6798266Abstract: A clock generator and method generates a plurality of clocks of different frequencies using a delay lock loop and a sequencer. The delay lock loop receives an input clock signal having an input clock frequency and generates a plurality of delayed clock signals each having a frequency same as the input clock frequency and a different phase delay in relation to the input clock signal. The sequencer receives the delayed clock signals and selects one the delayed clock signals at any moment according to a predetermined sequence to generate an output clock signal having an output clock frequency corresponding to the predetermined sequence. The frequency of the output clock signal is controlled by the sequence in which the delayed clock signals are by the sequencer.Type: GrantFiled: May 27, 2003Date of Patent: September 28, 2004Assignee: Micrel, IncorporatedInventors: Cung Vu, Menping Chang, June-Ying Chen
-
Patent number: 6614666Abstract: A circuit for driving a communication line includes a transformer having a secondary winding for supplying an output drive signal, and having a primary winding connected to conduct current through a control element that receives a control signal which stabilizes the amplitude of output drive signal, independent of variations in supply voltage. A control circuit produces the control signal in response to the difference of signals produced across conductive elements that are connected to separate current sources which supply currents determined by arithmetic relationships between the values of different supply voltages.Type: GrantFiled: May 8, 2002Date of Patent: September 2, 2003Assignee: Micrel, Inc.Inventors: June-Ying Chen, Menping Chang
-
Patent number: 6316927Abstract: An output driver is provided with driving and filtering capability. An output current driver and output voltage driver embodiments are provided. The output current driver includes, an operational amplifier having a first input for receiving a first input voltage V1, a second input for receiving a second input voltage V2, and an output for generating an output voltage Vc. The output current driver also includes a transistor having an input terminal coupled to the output of the operational amplifier for receiving the output voltage Vc, a first terminal coupled to a differential pair, and a second terminal coupled to the second input of the operational amplifier, wherein an output current Iout flows across the transistor. A control current ICONTROL determines a value of the first input voltage V1, while the output voltage Vc controls the transistor so that the second voltage V2 becomes equal to the first voltage V1.Type: GrantFiled: July 12, 2000Date of Patent: November 13, 2001Assignee: Kendin Communications, Inc.Inventors: Menping Chang, Vuong K. Le
-
Patent number: 6232802Abstract: An apparatus for tracking a peak level of an input signal includes a comparator for comparing the peak level of the input signal with a reference peak voltage signal. A sample and block circuit is coupled to the output of the comparator and is capable of sampling a portion of the input signal. The sampled portion of the input signal is defined by a smart window (timing window) which is received by the sample and block circuit. The sample and block circuit controls a charge pump that determines the level of the reference peak voltage signal. A method of generating a reference peak voltage signal includes receiving an input data, generating a timing window based upon the input data to define a sampling portion in the input data, comparing a level of the reference peak voltage signal with a level of the sampling portion in the input data, and determining a level of the reference peak voltage signal based upon the comparing step.Type: GrantFiled: May 28, 1999Date of Patent: May 15, 2001Assignee: Kendin Communications, Inc.Inventors: Menping Chang, Hai T. Nguyen
-
Patent number: 6211716Abstract: An apparatus of compensating for offset in a received signal generated from a forward path stage, includes a first peak detector for receiving a first signal from the forward path stage and capable of detecting a peak of the first signal; a second peak detector for receiving a second signal from the forward path stage and capable of detecting a peak of the second signal; a differential amplifier coupled to the first peak detector and the second peak detector and capable of generating an offset control signal; and a compensation stage coupled to the differential amplifier and capable of compensating for offset in the received signal in response to the offset control signal.Type: GrantFiled: May 28, 1999Date of Patent: April 3, 2001Assignee: Kendin Communications, Inc.Inventors: Hai T. Nguyen, Menping Chang