Patents by Inventor Mi-Chang Chang
Mi-Chang Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7496862Abstract: This invention discloses a method for automatically adjusting cell layout height and transistor width of one type of MOS IC cells, the method comprising following steps of Boolean logic operations on at least one such cell: identifying one or more MOS transistor active areas (ODs) and one or more power ODs in an OD layer, expanding the MOS transistor ODs in a predetermined direction by a first predetermined amount, shifting the power ODs in the predetermined direction by a second predetermined amount, expanding one or more MOS transistor gate areas in the predetermined direction by a third predetermined amount, shifting one or more power OD contacts in the predetermined direction by approximately the second predetermined amount, and stretching one or more metal areas (M1s) in a metal layer that is directly coupled to the OD layer through contacts electronically, in the predetermined direction by a predetermined way.Type: GrantFiled: August 29, 2006Date of Patent: February 24, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Mi-Chang Chang, Su-Ya Lin, Jen-Hang Yang, Li-Chun Tien
-
Publication number: 20080059916Abstract: This invention discloses a method for automatically adjusting cell layout height and transistor width of one type of MOS IC cells, the method comprising following steps of Boolean logic operations on at least one such cell: identifying one or more MOS transistor active areas (ODs) and one or more power ODs in an OD layer, expanding the MOS transistor ODs in a predetermined direction by a first predetermined amount, shifting the power ODs in the predetermined direction by a second predetermined amount, expanding one or more MOS transistor gate areas in the predetermined direction by a third predetermined amount, shifting one or more power OD contacts in the predetermined direction by approximately the second predetermined amount, and stretching one or more metal areas (M1s) in a metal layer that is directly coupled to the OD layer through contacts electronically, in the predetermined direction by a predetermined way.Type: ApplicationFiled: August 29, 2006Publication date: March 6, 2008Inventors: Mi-Chang Chang, Su-Ya Lin, Jen-Hang Yang, Li-Chun Tien
-
Patent number: 7321139Abstract: A layout for a transistor in a standard cell is disclosed. The layout for a transistor includes an active region with at least one portion having a first edge and at least one portion having a second edge all perpendicular to a channel of the transistor; and a gate placed on top of the active region with a distance from an edge of the gate to the first edge being shorter than a distance from the edge of the gate to the second edge of the active region, wherein the active region is of a non-rectangular shape.Type: GrantFiled: May 26, 2006Date of Patent: January 22, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Mi-Chang Chang, Liang-Kai Han, Huan-Tsung Huang, Wen-Jya Liang, Li-Chun Tien
-
Publication number: 20070284618Abstract: A layout for a transistor in a standard cell is disclosed. The layout for a transistor comprises an active region with at least one portion having a first edge and at least one portion having a second edge all perpendicular to a channel of the transistor; and a gate placed on top of the active region with a distance from an edge of the gate to the first edge being shorter than a distance from the edge of the gate to the second edge of the active region, wherein the active region is of a non-rectangular shape.Type: ApplicationFiled: May 26, 2006Publication date: December 13, 2007Inventors: Mi-Chang Chang, Liang-Kai Han, Huan-Tsung Huang, Wen-Jya Liang, Li-Chun Tien
-
Publication number: 20060273391Abstract: A preferred embodiment of the invention provides a semiconductor fabrication method. An embodiment comprises forming a MOS device and thermally oxidizing the MOS device to form a gate dielectric substantially thicker at a gate dielectric edge than that at a gate dielectric center. Embodiments further comprise performing a source/drain ion implant to form an asymmetric source/drain, wherein the source region includes a high leakage source junction, and wherein the drain region includes a low leakage drain junction. Other embodiments of the invention comprise a MOS device formed in a semiconductor substrate, wherein the device has improved resistance to floating body effects. Still other embodiments include a CMOS device for low power integrated circuits.Type: ApplicationFiled: June 1, 2005Publication date: December 7, 2006Inventors: Carlos Diaz, Mi-Chang Chang
-
Publication number: 20060257790Abstract: Described is a semiconductor device structure with improved iso-dense bias and methods of producing thereof. Non-functional patterns may be added to an integrated circuit layout design. These patterns may be located next to an isolated transistor or an array of densely-packed transistors in order to mitigate the iso-dense bias effects. Furthermore, the patterns can take on a variety of geometric shapes and sizes.Type: ApplicationFiled: May 16, 2005Publication date: November 16, 2006Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: LI-CHUN TIEN, MI-CHANG CHANG, HUANG-SHENG LIN, YU-CHYI HARN
-
Patent number: 6973636Abstract: A method of identifying and defining forbidden pitches or forbidden pitch ranges for a lithographic exposure tool under a given set of exposure conditions is provided. In the method, a computer simulation is performed, and its results are compared to frequently used pitches to see if such frequently used pitches may yield depth-of-focus (DOF) values greater than the focus budget for the exposure tool. If so, a verification test is performed by using a test mask and actually exposing a surface with the same pattern pitches simulated. From this, actual DOF values are obtained and compared to the focus budget of the exposure tool. Any pitches having a DOF value greater than the focus budget are designated as forbidden pitches. This forbidden pitch information may be integrated into a design rule to restrict the use of such forbidden pitches under the given exposure conditions where they are likely to arise.Type: GrantFiled: October 17, 2003Date of Patent: December 6, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jaw-Jung Shin, Chun-Kuang Chen, Tsai-Sheng Gau, Burn-Jeng Lin, Li-Chun Tien, Mi-Chang Chang, Yu-Jun Chou, Jan-Wen You, King-Chang Shu, Li-Jui Chen
-
Publication number: 20050086629Abstract: A method of identifying and defining forbidden pitches or forbidden pitch ranges for a lithographic exposure tool under a given set of exposure conditions is provided. In the method, a computer simulation is performed, and its results are compared to frequently used pitches to see if such frequently used pitches may yield depth-of-focus (DOF) values greater than the focus budget for the exposure tool. If so, a verification test is performed by using a test mask and actually exposing a surface with the same pattern pitches simulated. From this, actual DOF values are obtained and compared to the focus budget of the exposure tool. Any pitches having a DOF value greater than the focus budget are designated as forbidden pitches. This forbidden pitch information may be integrated into a design rule to restrict the use of such forbidden pitches under the given exposure conditions where they are likely to arise.Type: ApplicationFiled: October 17, 2003Publication date: April 21, 2005Inventors: Jaw-Jung Shin, Chun-Kuang Chen, Tsai-Sheng Gau, Burn-Jeng Lin, Li-Chun Tien, Mi-Chang Chang, Yu-Jun Chou, Jan-Wen You, King-Chang Shu, Li-Jui Chen
-
Patent number: 6813757Abstract: A method for evaluating a mask pattern for a product that is manufactured by a process that is described at least in part by a mathematical process model includes the steps of: (a) selecting a reference locus; (b) determining a sampling direction from the reference locus; (c) selecting a sampling locus in the sampling direction; (d) evaluating a model factor at the sampling locus; and (e) applying at least one predetermined criterion to the model factor to determine a conclusion. If the conclusion is a first inference, (f) repeating steps (c) through (e). If the conclusion is a second inference, (g) determining whether the evaluation is complete and repeating steps (a) through (g) until the evaluating is complete.Type: GrantFiled: April 1, 2002Date of Patent: November 2, 2004Assignee: Texas Instruments IncorporatedInventors: Thomas J. Aton, Mi-Chang Chang
-
Publication number: 20030084420Abstract: A method for evaluating a mask pattern for a product that is manufactured by a process that is described at least in part by a mathematical process model includes the steps of: (a) selecting a reference locus; (b) determining a sampling direction from the reference locus; (c) selecting a sampling locus in the sampling direction; (d) evaluating a model factor at the sampling locus; and (e) applying at least one predetermined criterion to the model factor to determine a conclusion. If the conclusion is a first inference, (f) repeating steps (c) through (e). If the conclusion is a second inference, (g) determining whether the evaluation is complete and repeating steps (a) through (g) until the evaluating is complete.Type: ApplicationFiled: April 1, 2002Publication date: May 1, 2003Inventors: Thomas J. Aton, Mi-Chang Chang
-
Publication number: 20020013932Abstract: A continuous parametric model is provided for a physical circuit element that includes a base model which exhibits a discontinuity over an allowable range of model parameters or a discontinuity in the first derivative of the allowable range of model parameters. At least one compensation function can be provided to remove the discontinuities of the base model over the allowable range of parametric values and at least one compensation constant can be included to prevent a first derivative of the base model from exhibiting discontinuities over the allowable range of parameters, whereby the base model is rendered continuous. The resulting continuous parametric model provides enhanced simulation/analysis performance when compared to traditional smoothing functions.Type: ApplicationFiled: January 4, 2001Publication date: January 31, 2002Inventors: William U. Liu, Mi-Chang Chang
-
Patent number: 5744865Abstract: A method and structure for improving the thermal conductivity and therefore the heat dissipation of densely interconnected semiconductor circuits, particularly those utilizing low dielectric constant materials by placing a layer of highly thermally conductive material such as diamond film 26 between layers of interconnect metal 22. An embodiment of the present invention allows increased thermal conductivity from the upper levels of metalization to the substrate 10 where structure of the present invention is repeated to form multiple levels of interconnects stacked one upon the other. Further, the diamond layer of the present invention may be used as an effective etch stop or planarization stop. The present invention can be used with known low dielectric constant materials, interlevel dielectrics 30 and planarization techniques with the added benefit of highly thermally conductive diamond film.Type: GrantFiled: October 22, 1996Date of Patent: April 28, 1998Assignee: Texas Instruments IncorporatedInventors: Shin-Puu Jeng, Mi-Chang Chang