Patents by Inventor Michael A. Baxter
Michael A. Baxter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6182206Abstract: A set of S-machines, a T-machine corresponding to each S-machine, a General Purpose Interconnect Matrix (GPIM), a set of I/O T-machines, a set of I/O devices, and a master time-base unit form a system for scalable, parallel, dynamically reconfigurable computing. Each S-machine is a dynamically reconfigurable computer having a memory, a first local time-base unit, and a Dynamically Reconfigurable Processing Unit (DRPU). The DRPU is implemented using a reprogrammable logic device configured as an Instruction Fetch Unit (IFU), a Data Operate Unit (DOU), and an Address Operate Unit (AOU), each of which are selectively reconfigured during program execution in response to a reconfiguration interrupt or the selection of a reconfiguration directive embedded within a set of program instructions. Each reconfiguration interrupt and each reconfiguration directive references a configuration data set specifying a DRPU hardware organization optimized for the implementation of a particular Instruction Set Architecture (ISA).Type: GrantFiled: February 26, 1998Date of Patent: January 30, 2001Assignee: Ricoh CorporationInventor: Michael A. Baxter
-
Patent number: 6120638Abstract: An improved method for forming book casing is provided through an adhesive composition. The adhesive provides surprising adhesion to both paper and plastic films with also allowing higher processing rates. Book casings produced with the adhesives are also claimed.Type: GrantFiled: September 17, 1997Date of Patent: September 19, 2000Assignee: Rohm and Haas CompanyInventors: Steven Michael Baxter, Bradley Anson Jacobs
-
Patent number: 6077315Abstract: A compiling system and method generates a sequence of program instructions for use in a partially reconfigurable processing unit, a portion of the processing unit having a hardware organization that is selectively reconfigurable during execution of the sequence of program instructions among a plurality of configurations, and a portion of the processing unit having a non-reconfigurable hardware organization, each configuration comprising a computational unit optimized for performing a class of computations. A compiler selectively compiles high-level source code statements for execution using configurations of the reconfigurable portion of the processing unit responsive to meta-syntax compiler directives. A linker creates object files that optionally encapsulate bitstreams specifying hardware organizations corresponding to the configurations.Type: GrantFiled: January 9, 1998Date of Patent: June 20, 2000Assignee: Ricoh Company Ltd.Inventors: Jack E. Greenbaum, Michael A. Baxter
-
Patent number: 6058469Abstract: A set of S-machines, a T-machine corresponding to each S-machine, a General Purpose Interconnect Matrix (GPIM), a set of I/O T-machines, a set of I/O devices, and a master time-base unit form a system for scalable, parallel, dynamically reconfigurable computing. Each S-machine is a dynamically reconfigurable computer having a memory, a first local time-base unit, and a Dynamically Reconfigurable Processing Unit (DRPU). The DRPU is implemented using a reprogrammable logic device configured as an Instruction Fetch Unit (IFU), a Data Operate Unit (DOU), and an Address Operate Unit (AOU), each of which are selectively reconfigured during program execution in response to a reconfiguration interrupt or the selection of a reconfiguration directive embedded within a set of program instructions. Each reconfiguration interrupt and each reconfiguration directive references a configuration data set specifying a DRPU hardware organization optimized for the implementation of a particular Instruction Set Architecture (ISA).Type: GrantFiled: May 11, 1998Date of Patent: May 2, 2000Assignees: Ricoh Corporation, Ricoh Co. Ltd.Inventor: Michael A. Baxter
-
Patent number: 6021186Abstract: An automatic capture device, situated between a telephone line and a fax machine, provides real-time monitoring, recording, and selective modification of fax transmissions, and forwarding of the fax data to a computer interface. The automatic capture device is dynamically reconfigurable, capable of adaptation to a variety of facsimile formats and computer interfaces.Type: GrantFiled: November 14, 1997Date of Patent: February 1, 2000Assignee: Ricoh Company Ltd.Inventors: Kiyoshi Suzuki, Michael A. Baxter, Jonathan J. Hull
-
Patent number: 5978477Abstract: An automatic archiving system that makes document archiving largely transparent to the user. In one embodiment, documents scanned in or printed during the course of office equipment operation are automatically archived. For example, an office local area network (LAN) may interconnect a copier, a printer, a fax machine, and a document management workstation. Whenever, a document is copied, printed, or faxed, a document image is archived by the document management workstation without further user intervention. A single user command results in the document being copied and archived, printed and archived, or faxed and archived.Type: GrantFiled: November 21, 1996Date of Patent: November 2, 1999Assignee: Ricoh Company LimitedInventors: Jonathan J. Hull, Mark Peairs, John Cullen, Michael Baxter
-
Patent number: 5933642Abstract: A compiling system and method for generating a sequence of program instructions for use in a dynamically reconfigurable processing unit having an internal hardware organization that is selectively changeable among a plurality of hardware architectures, each hardware architecture executing instructions from a corresponding instruction set. Source files are compiled for execution using various instruction set architectures as specified by reconfiguration directives. Object files optionally encapsulate bitstreams specifying hardware architectures corresponding to instruction set architectures with executable code for execution on the architectures.Type: GrantFiled: April 9, 1997Date of Patent: August 3, 1999Assignees: Ricoh Corporation, Ricoh Company Ltd.Inventors: Jack E. Greenbaum, Michael A. Baxter
-
Patent number: 5854918Abstract: An apparatus for self-timed algorithmic execution comprises a functional logic set, a reference clock input and a pulse sequencer. The functional logic set receives input data in synchrony with a reference pulse set received at the reference clock input; performs algorithmic computations on the input data at a maximal-rate set by the pulse sequencer in accordance with the physical characteristics of the functional logic; generates output data; and transmits the output data in synchrony with the reference pulse set. The maximal-rate set by the pulse sequencer is independent of the reference pulse set.Type: GrantFiled: January 24, 1996Date of Patent: December 29, 1998Assignee: Ricoh Company Ltd.Inventor: Michael A. Baxter
-
Patent number: 5805871Abstract: A master time-base unit generates quadrature-phase sinusoidal system reference signals that are phase-locked to a frequency reference oscillator. Based upon messaging signals received from an external source, each system reference signals is modulated according to direct carrier amplitude modulation, and is distributed to local time-base units via a transmission line. Within each local time-base unit, local reference signals and an offset signal are generated, where the local reference signals are phase-locked to the modulated system reference signals. A local reference signal and the offset signal are mixed to generate a local timing signal via frequency upconversion. A frequency-divided version of the local timing signal is phase-locked to a frequency-divided version of a local reference signal. Reprogrammable frequency dividers in combination with phase-lock facilitate the programmable specification of local timing signal frequencies.Type: GrantFiled: July 21, 1995Date of Patent: September 8, 1998Assignee: Ricoh Company Ltd.Inventor: Michael A. Baxter
-
Patent number: 5794062Abstract: A set of S-machines, a T-machine corresponding to each S-machine, a General Purpose Interconnect Matrix (GPIM), a set of I/O T-machines, a set of I/O devices, and a master time-base unit form a system for scalable, parallel, dynamically reconfigurable computing. Each S-machine is a dynamically reconfigurable computer having a memory, a first local time-base unit, and a Dynamically Reconfigurable Processing Unit (DRPU). The DRPU is implemented using a reprogrammable logic device configured as an Instruction Fetch Unit (IFU), a Data Operate Unit (DOU), and an Address Operate Unit (AOU), each of which are selectively reconfigured during program execution in response to a reconfiguration interrupt or the selection of a reconfiguration directive embedded within a set of program instructions. Each reconfiguration interrupt and each reconfiguration directive references a configuration data set specifying a DRPU hardware organization optimized for the implementation of a particular Instruction Set Architecture (ISA).Type: GrantFiled: April 17, 1995Date of Patent: August 11, 1998Assignees: Ricoh Company Ltd., Ricoh CorporationInventor: Michael A. Baxter
-
Patent number: 5551017Abstract: A polycyclic timing system and an apparatus for pipelined computer operation comprises a master state machine and a slave state machine. The master state marine produces a plurality of control signals in response to a clock signal. The master state machine comprises an oscillator, a plurality of data storage elements, and a next state feedback network. The oscillator is used to produce a clock signal that triggers the storage elements. The next state feedback network determines the control signals to output based on the current output data storage elements using logic in the next state feedback network. The slave state machine receives the control signals and uses them to produce several asynchronous pulse streams. The slave state machine preferably comprises a plurality of pulse forming state machines and a plurality of pulse transmission amplifiers.Type: GrantFiled: May 19, 1995Date of Patent: August 27, 1996Assignee: Apple Computer, Inc.Inventor: Michael A. Baxter
-
Patent number: 5511181Abstract: A polycyclic timing system and an apparatus for pipelined computer operation comprises a master state machine and a slave state machine. The master state machine produces a plurality of control signals in response to a clock signal. The master state machine comprises an oscillator, a plurality of data storage elements, and a next state feedback network. The oscillator is used to produce a clock signal that triggers the storage elements. The next state feedback network determines the control signals to output based on the current output data storage elements using logic in the next state feedback network. The slave state machine receives the control signals and uses them to produce several asynchronous pulse streams. The slave state machine preferably comprises a plurality of pulse forming state machines and a plurality of pulse transmission amplifiers.Type: GrantFiled: April 26, 1993Date of Patent: April 23, 1996Assignee: Apple Computer, Inc.Inventor: Michael A. Baxter
-
Patent number: 5499872Abstract: A turntable mixer, for mixing a sample container, comprising a rotation mechanism, a cycle timer, and a speed controller. The rotation mechanism has a turntable disk for supporting the sample container, and a motor for rotating the turntable disk. The cycle timer has a time-on controller for adjusting a time-on interval, and a time-off controller for adjusting a time-off interval. The rotation mechanism is enabled during the time-on interval, and disabled during the time-off interval, the time-on interval and time-off interval are repeated indefinitely to create a mixing duty cycle. The rotation speed of the turntable disk is adjusted by the speed controller.Type: GrantFiled: March 14, 1994Date of Patent: March 19, 1996Inventor: Michael Baxter
-
Patent number: 5481743Abstract: A minimal instruction set computer architecture (hyperscalar computer architecture) comprises a central memory, an instruction buffer, a control unit, an I/O control unit, a plurality of functional units, a plurality of register files, and a data router. In the hyperscalar computer architecture, the central memory transfers a plurality of instructions to the instruction buffer. The control unit receives multiple instructions from the instruction buffer, and automatically determines and issues the largest subset of instructions from those received that can be simultaneously issued to the plurality of functional units. Each functional unit receives data from and returns computational results to a corresponding register file. The data router serves to transfer data between each register file and any other register file, the central memory, the control unit, or the I/O control unit.Type: GrantFiled: September 30, 1993Date of Patent: January 2, 1996Assignee: Apple Computer, Inc.Inventor: Michael A. Baxter
-
Patent number: 5177679Abstract: This invention provides an instruction-driven, bit stream sequencer for digital computers that uses a reduced instruction set with as few as four instructions. The sequencer receives a sequence of M-bit control words; and each control word consists of an m.sub.1 -bit flag select word that selects an input or output line (out of a population of up to 2.sup.m.sbsp.1 lines) and an m.sub.2 -bit op code word that selects from among a population of 2.sup.m.sbsp.2 instructions, with m.sub.1 +m.sub.2 =M. The sequencer uses two one-bit registers and a logic function unit. One register receives a bit from the input port of the sequencer and passes the bit to the logic function unit. The second register, which holds a bit representing the present state of the processing, also passes this bit to the logic function unit for formation of a logical function or command based on these two bits; the second register also serves as the source of bits for the output lines of the sequencer.Type: GrantFiled: December 29, 1988Date of Patent: January 5, 1993Assignee: Advanced Micro Devices Inc.Inventor: Michael A. Baxter
-
Patent number: 4980577Abstract: An architecture for bistable circuits with minimized sensitivity to metastability events and with improved operation in signal timing, arbitration, and protocol applications. Conventional edge-triggered flip-flops require input signals to remain present during certain set-up and/or hold time intervals on an input line "data path" for sampling at an instant determined by a separate synchronization input signal. In contrast, the present invention uses two edge-sensitive input lines which are triggered essentially independently without either being synchronized by or depending upon the other. The flip-flops also have twin, independently operable, level sensitive and selected priority PRESET and CLEAR input lines. The active edge or level polarity is programmable for each input line. Alternate embodiments for complementary classes of asynchronous timing perform specific bistable functions, such as set-reset, or toggle.Type: GrantFiled: May 23, 1989Date of Patent: December 25, 1990Assignee: Advanced Micro Devices, Inc.Inventor: Michael A. Baxter