Patents by Inventor Michael A. Milyard
Michael A. Milyard has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11146276Abstract: A wireless communication device can include an antenna configured to sense a radio frequency (RF) signal. The wireless communication device can include signal estimation circuitry configured to generate estimates of amplitude and frequency for unmodulated spurs within the RF signal. The wireless communication device can further include multi-tone generator circuitry coupled to the signal estimation circuitry and configured to generate a composite spur cancellation signal based on the estimates of amplitude and frequency for unmodulated spurs within the RF signal. The wireless communication device can further include adder circuitry configured to subtract the spur cancellation signal from the RF signal to generate a spur cancelled signal.Type: GrantFiled: March 30, 2018Date of Patent: October 12, 2021Assignee: Intel CorporationInventors: Niranjan Karandikar, Mohammed Alam, Gregory Chance, Armando Cova, Michael Milyard, John J. Parkes, Jr., Ashoke Ravi, Daniel Schwartz, Dong-Jun Yang
-
Publication number: 20210067163Abstract: A wireless communication device can include an antenna configured to sense a radio frequency (RF) signal. The wireless communication device can include signal estimation circuitry configured to generate estimates of amplitude and frequency for unmodulated spurs within the RF signal. The wireless communication device can further include multi-tone generator circuitry coupled to the signal estimation circuitry and configured to generate a composite spur cancellation signal based on the estimates of amplitude and frequency for unmodulated spurs within the RF signal. The wireless communication device can further include adder circuitry configured to subtract the spur cancellation signal from the RF signal to generate a spur cancelled signal.Type: ApplicationFiled: March 30, 2018Publication date: March 4, 2021Inventors: Niranjan Karandikar, Mohammed Alam, Gregory Chance, Armando Cova, Michael Milyard, John J. Parkes, JR., Ashoke Ravi, Daniel Schwartz, Dong-Jun Yang
-
Patent number: 8693968Abstract: A very low intermediate frequency (VLIF) receiver comprising a first and second mixer circuits, characterised in that receiver comprises a means of estimating the energy in a desired signal band; a means of estimating the energy in a band of frequencies comprising the desired signal band; and a means of altering a VLIF of the receiver according to the ratio of the energy in a desired signal band and the energy in the band of frequencies comprising the desired signal band.Type: GrantFiled: January 22, 2007Date of Patent: April 8, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Norman Beamish, Michael Milyard, Conor O'Keeffe
-
Patent number: 8014737Abstract: A wireless communication unit comprises a transmitter having an analogue feedback power control loop with an input and a power amplifier having a power amplifier output, where the analogue feedback power control loop is arranged to feedback a signal to the input to set an output power level of the transmitter. The wireless communication unit further comprises an outer digital loop operably coupled from the power amplifier output to the transmitter. In this manner, the inner analogue loop is used to linearise a response obtained from the power amplifier and an outer digital loop wherein the outer digital loop controls the inner analogue loop with regard to saturation detection and correction as well as facilitating multi-mode operation of the wireless communication unit.Type: GrantFiled: December 23, 2004Date of Patent: September 6, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Patrick J. Pratt, Michael A. Milyard, Daniel B. Schwartz, Philip C. Warder
-
Patent number: 7991367Abstract: A wireless communication unit comprises a transmitter having an analogue feedback power control loop having a power control function arranged to set an output power level of the transmitter. The power control function comprises a predictor sub-system arranged to reduce sensitivity to loop latency of the analogue feedback power control loop. The use of a predictor sub-system provides reduced sensitivity to loop latency, gain variations and delay.Type: GrantFiled: December 23, 2004Date of Patent: August 2, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Patrick J. Pratt, Michael A. Milyard, Daniel B. Schwartz, Philip C. Warder
-
Publication number: 20100173601Abstract: A very low intermediate frequency (VLIF) receiver comprising a first and second mixer circuits, characterised in that receiver comprises a means of estimating the energy in a desired signal band; a means of estimating the energy in a band of frequencies comprising the desired signal band; and a means of altering a VLIF of the receiver according to the ratio of the energy in a desired signal band and the energy in the band of frequencies comprising the desired signal band.Type: ApplicationFiled: January 22, 2007Publication date: July 8, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Norman Beamish, Michael Milyard, Conor O'Keeffe
-
Publication number: 20100009642Abstract: A wireless communication unit comprises a transmitter having an analogue feedback power control loop with an input and a power amplifier having a power amplifier output, where the analogue feedback power control loop is arranged to feedback a signal to the input to set an output power level of the transmitter. The wireless communication unit further comprises an outer digital loop operably coupled from the power amplifier output to the transmitter. In this manner, the inner analogue loop is used to linearise a response obtained from the power amplifier and an outer digital loop wherein the outer digital loop controls the inner analogue loop with regard to saturation detection and correction as well as facilitating multi-mode operation of the wireless communication unit.Type: ApplicationFiled: December 23, 2004Publication date: January 14, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Patrick J. Pratt, Michael A. Milyard, Daniel B. Schwartz, Philip C. Warder
-
Publication number: 20090280758Abstract: A wireless communication unit comprises a transmitter having an analogue feedback power control loop having a power control function arranged to set an output power level of the transmitter. The power control function comprises a predictor sub-system arranged to reduce sensitivity to loop latency of the analogue feedback power control loop. The use of a predictor sub-system provides reduced sensitivity to loop latency, gain variations and delay.Type: ApplicationFiled: December 23, 2004Publication date: November 12, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Patrick J. Pratt, Michael A. Milyard, Daniel B. Schwartz, Philip C. Warder
-
Patent number: 7532696Abstract: A calibration device for a phase locked loop arranged to generate an output frequency based upon a first frequency range of an input signal applied to a first input and a second frequency range of the input signal applied to a second input, the calibration phase locked loop synthesizer device comprising an estimator arranged to use a two dimensional estimation algorithm with a signal value indicative of a mismatch between the first input path and the second input path to determine an estimate of the mismatch to allow matching of the first input path and the second input path.Type: GrantFiled: November 18, 2004Date of Patent: May 12, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Patrick J. Pratt, Michael A. Milyard, Louis M. Nigra, Daniel B. Schartz
-
Publication number: 20050151595Abstract: A calibration device for a phase locked loop arranged to generate an output frequency based upon a first frequency range of an input signal applied to a first input and a second frequency range of the input signal applied to a second input, the calibration phase locked loop synthesizer device comprising an estimator arranged to use a two dimensional estimation algorithm with a signal value indicative of a mismatch between the first input path and the second input path to determine an estimate of the mismatch to allow matching of the first input path and the second input path.Type: ApplicationFiled: November 18, 2004Publication date: July 14, 2005Inventors: Patrick Pratt, Michael Milyard, Louis Nigra, Daniel Schwartz