Patents by Inventor Michael A. Roberge
Michael A. Roberge has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11742858Abstract: A voltage power switch includes circuitry configured to output a known voltage. The voltage power switch includes a lock circuit configured to output a known state and a voltage level shifter configured to receive an input, the input being based on the known state output by the lock circuit. The voltage power switch, using an output circuit, is configured to output a known voltage level based on an output of the voltage level shifter, wherein the known voltage is one of a high voltage VHI for a fuse programing period or a first non-zero intermediate voltage VMID1 for a non-fuse programming period.Type: GrantFiled: August 2, 2022Date of Patent: August 29, 2023Assignee: Marvell Asia Pte, Ltd.Inventors: Eric D. Hunt-Schroeder, Darren Anand, Michael Roberge
-
Patent number: 11418195Abstract: A voltage power switch includes circuitry configured to output a known voltage. The voltage power switch includes a lock circuit configured to output a known state and a voltage level shifter configured to receive an input, the input being based on the known state output by the lock circuit. The voltage power switch, using an output circuit, is configured to output a known voltage level based on an output of the voltage level shifter, wherein the known voltage is one of a high voltage VHI for a fuse programing period or a first non-zero intermediate voltage VMID1 for a non-fuse programming period.Type: GrantFiled: July 15, 2021Date of Patent: August 16, 2022Assignee: Marvell Asia Pte, Ltd.Inventors: Eric D. Hunt-Schroeder, Darren Anand, Michael Roberge
-
Publication number: 20190001372Abstract: A lining for a compressor case is provided. The lining comprises a layer of primer applied to an interior surface of the compressor case, and at least one layer of a seal compound applied to the layer of primer. The primer has been found to significantly improve the bond strength between the base metal and the coating. Also, the primer provides a waterproof coating at the bond interface, which prevents any moisture from creeping under the plastic and causing material break-out. The waterproof coating also provides an increased corrosion resistance to the base metal and stator vanes where the plastic lining has been applied. A method of lining a compressor case is also provided, comprising applying a first layer comprising a primer to an interior surface of the compressor case, and applying at least one second layer over the first layer of primer, the at least one second layer comprising a seal compound to line the compressor case.Type: ApplicationFiled: August 27, 2018Publication date: January 3, 2019Inventors: Graeme Edward CRAWFORD, Chad Christian KAATZ, Douglas Michael ROBERGE, Wayne Wilfred THOMAS, Izabela WITKOWSKA
-
Patent number: 7631236Abstract: Disclosed are embodiments of a built-in self-test (BIST) architecture that incorporates a standalone controller that operates at a lower frequency to remotely perform test functions common to a plurality of embedded memory arrays. The architecture also incorporates command multipliers that are associated with the embedded memory arrays and that selectively operate in one of two different modes: a normal mode or a bypass mode. In the normal mode, instructions from the controller are multiplied so that memory array-specific test functions can be performed locally at the higher operating frequency of each specific memory array. Whereas, in the bypass mode, multiplication of the instructions is suspended so that memory array-specific test functions can be performed locally at the lower operating frequency of the controller. The ability to vary the frequency at which test functions are performed locally, allows for more test pattern flexibility.Type: GrantFiled: March 28, 2008Date of Patent: December 8, 2009Assignee: International Business Machines CorporationInventors: Kevin W. Gorman, Adrian J. Paparelli, Michael A. Roberge
-
Publication number: 20080178053Abstract: Disclosed are embodiments of a built-in self-test (BIST) architecture that incorporates a standalone controller that operates at a lower frequency to remotely perform test functions common to a plurality of embedded memory arrays. The architecture also incorporates command multipliers that are associated with the embedded memory arrays and that selectively operate in one of two different modes: a normal mode or a bypass mode. In the normal mode, instructions from the controller are multiplied so that memory array-specific test functions can be performed locally at the higher operating frequency of each specific memory array. Whereas, in the bypass mode, multiplication of the instructions is suspended so that memory array-specific test functions can be performed locally at the lower operating frequency of the controller. The ability to vary the frequency at which test functions are performed locally, allows for more test pattern flexibility.Type: ApplicationFiled: March 28, 2008Publication date: July 24, 2008Inventors: Kevin W. Gorman, Adrian J. Paparelli, Michael A. Roberge
-
Publication number: 20050171137Abstract: This invention relates to derivatives of hemiasterlin or Geodiamolide G having anti-mitotic activities and useful in treating cancer. These derivatives are represented by general formula I, wherein Y, n, R1, R2, R3, R6, R7, R70, R71, R72, R74, and R75 are as defined in the specification.Type: ApplicationFiled: January 14, 2005Publication date: August 4, 2005Inventors: Raymond Andersen, John Coleman, Dilip De Silva, Fangming Kong, Edward Piers, Debra Wallace, Michael Roberge, Teresa Allen
-
Patent number: 6870028Abstract: This invention relates to derivatives of hemiasterlin or Geodiamolide G having anti-mitotic activities and useful in treating cancer. These derivatives are represented by general formula I, wherein Y, n, R1, R2, R3, R6, R7, R70, R71, R72, R74, and R75 are as defined in the specification.Type: GrantFiled: June 14, 2000Date of Patent: March 22, 2005Assignees: University of British Columbia, University of AlbertaInventors: Raymond Andersen, John Coleman, Dilip De Silva, Fangming Kong, Edward Piers, Debra Wallace, Michael Roberge, Theresa Allen
-
Patent number: 6177833Abstract: An integrated semiconductor module of reduced impedance and method utilizing a given chip architecture of the type having a memory circuit and a plurality of off-chip drivers and their I/O pads, the module being constructed in a configuration for operation of said memory circuit with less than the number of available drivers such that there are a number of excess drivers and output pads not used for driver operations, and one or more of these excess drivers and their pads are connected to the power terminals of the chip to provide one or more power paths through these drivers and their associated pads in parallel with the power paths of the operational drivers, and the method includes connecting the excess drivers and their output pads to the power terminals of the chip during its fabrication in a manner to provide additional power paths.Type: GrantFiled: April 30, 1999Date of Patent: January 23, 2001Assignee: International Business Machine Corp.Inventors: John A. Gabric, Michael A. Roberge, Endre P. Thoma
-
Patent number: 6088206Abstract: An off-chip driver (OCD) circuit including a clamp circuit to limit overdrive is provided. The circuit comprises an input signal which is inverted to provide an output signal. The driver circuit is comprised of a source-follower transistor to pull-down the output signal. The clamp circuit actively feeds back the source-follower potential to slow down the OCD and minimize ground bounce and noise that causes circuits to fail and signal integrity to be corrupted. The simple drive and clamp circuit is comprised of three transistors, one resistor, and one capacitor. The OCD slew rate is controlled by a current source and provides an output that changes between a positive voltage and ground. The circuit limits dv/dt without using a large resistor as a source follower, hence minimizing the adverse effect on performance.Type: GrantFiled: April 15, 1998Date of Patent: July 11, 2000Assignee: International Business Machines CorporationInventors: Francis Chan, Dale E. Pontius, Michael A. Roberge, Endre P. Thoma, Minh H. Tong
-
Patent number: 5878094Abstract: A noise detection and delay receiver circuit includes a circuit input and output and a plurality of individual receiver circuits connected to the input having trip points which range from a low trip point to a high trip point. Edge detect circuitry and delay circuitry are used to prevent the output from changing back to the previous state for a period of time immediately after it has just changed state. Multiple transitions of the input voltage across the trip points of the individual receivers are used to delay the response until noise has settled out of the input signal.Type: GrantFiled: June 10, 1997Date of Patent: March 2, 1999Assignee: International Business Machines CorporationInventors: Edward J. Nowak, Dale E. Pontius, Michael A. Roberge, Minh H. Tong