Patents by Inventor Michael B. Kugel
Michael B. Kugel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11574695Abstract: A tool for performing a logic built-in self-test of an electronic circuit operating on a clock cycle basis. The tool stores a configurable test signature in a random-access memory together with a pattern counter for a test pattern, wherein a number of the at least one additional signature register corresponds to a number of entries in the random access memory. The tool determines an error based, at least in part, on a compare operation for a given test pattern, wherein the compare operation determines whether the test signature in the first signature register before a capture cycle of a next test pattern differs from the corresponding configurable test signature. The tool stores the error in a corresponding additional signature register.Type: GrantFiled: July 29, 2021Date of Patent: February 7, 2023Assignee: International Business Machines CorporationInventors: Alejandro Alberto Cook Lobo, Thomas Gentner, Michael B. Kugel, Otto Andreas Torreiter
-
Publication number: 20230035157Abstract: A tool for performing a logic built-in self-test of an electronic circuit operating on a clock cycle basis. The tool stores a configurable test signature in a random-access memory together with a pattern counter for a test pattern, wherein a number of the at least one additional signature register corresponds to a number of entries in the random access memory. The tool determines an error based, at least in part, on a compare operation for a given test pattern, wherein the compare operation determines whether the test signature in the first signature register before a capture cycle of a next test pattern differs from the corresponding configurable test signature. The tool stores the error in a corresponding additional signature register.Type: ApplicationFiled: July 29, 2021Publication date: February 2, 2023Inventors: Alejandro Alberto Cook Lobo, Thomas Gentner, Michael B. Kugel, Otto Andreas Torreiter
-
Patent number: 11043938Abstract: Disclosed aspects relate to a digital logic circuit. A clock generation circuitry has both a clock generation circuitry output and an inverter circuit to generate a derivative clock signal feature by inverting an array clock signal feature. A scannable storage element has both a scannable storage element output and a set of flip-flops. A memory array is connected with the scannable storage element output and the array clock signal feature. The digital logic circuit is configured to avoid a race violation.Type: GrantFiled: December 19, 2019Date of Patent: June 22, 2021Assignee: International Business Machines CorporationInventors: Harry Barowski, Werner Juchmes, Michael B. Kugel, Wolfgang Penth
-
Publication number: 20200127649Abstract: Disclosed aspects relate to a digital logic circuit. A clock generation circuitry has both a clock generation circuitry output and an inverter circuit to generate a derivative clock signal feature by inverting an array clock signal feature. A scannable storage element has both a scannable storage element output and a set of flip-flops. A memory array is connected with the scannable storage element output and the array clock signal feature. The digital logic circuit is configured to avoid a race violation.Type: ApplicationFiled: December 19, 2019Publication date: April 23, 2020Inventors: Harry Barowski, Werner Juchmes, Michael B. Kugel, Wolfgang Penth
-
Patent number: 10587248Abstract: Disclosed aspects relate to a digital logic circuit. A clock generation circuitry has both a clock generation circuitry output and an inverter circuit to generate a derivative clock signal feature by inverting an array clock signal feature. A scanable storage element has both a scanable storage element output and a set of flip-flops. A memory array is connected with the scanable storage element output and the array clock signal feature. The digital logic circuit is configured to avoid a race violation.Type: GrantFiled: January 24, 2017Date of Patent: March 10, 2020Assignee: International Business Machines CorporationInventors: Harry Barowski, Werner Juchmes, Michael B. Kugel, Wolfgang Penth
-
Patent number: 10367481Abstract: Disclosed aspects relate to a digital logic circuit. A clock generation circuitry has both a clock generation circuitry output and an inverter circuit to generate a derivative clock signal feature by inverting an array clock signal feature. A scanable storage element has both a scanable storage element output and a set of flip-flops. A memory array is connected with the scanable storage element output and the array clock signal feature. The digital logic circuit is configured to avoid a race violation.Type: GrantFiled: February 20, 2018Date of Patent: July 30, 2019Assignee: International Business Machines CorporationInventors: Harry Barowski, Werner Juchmes, Michael B. Kugel, Wolfgang Penth
-
Publication number: 20180212595Abstract: Disclosed aspects relate to a digital logic circuit. A clock generation circuitry has both a clock generation circuitry output and an inverter circuit to generate a derivative clock signal feature by inverting an array clock signal feature. A scanable storage element has both a scanable storage element output and a set of flip-flops. A memory array is connected with the scanable storage element output and the array clock signal feature. The digital logic circuit is configured to avoid a race violation.Type: ApplicationFiled: February 20, 2018Publication date: July 26, 2018Inventors: Harry Barowski, Werner Juchmes, Michael B. Kugel, Wolfgang Penth
-
Publication number: 20180212594Abstract: Disclosed aspects relate to a digital logic circuit. A clock generation circuitry has both a clock generation circuitry output and an inverter circuit to generate a derivative clock signal feature by inverting an array clock signal feature. A scanable storage element has both a scanable storage element output and a set of flip-flops. A memory array is connected with the scanable storage element output and the array clock signal feature. The digital logic circuit is configured to avoid a race violation.Type: ApplicationFiled: January 24, 2017Publication date: July 26, 2018Inventors: Harry Barowski, Werner Juchmes, Michael B. Kugel, Wolfgang Penth
-
Patent number: 9837142Abstract: A memory cell readable through a bit line and addressable through a word line can be stressed by applying a stress voltage to the bit line for a stress voltage time, and addressing the memory cell through the word line for an addressing time included within the stress voltage time. The memory cell can be tested by writing a data value into the memory cell, stressing the memory cell, reading the stored value from the memory cell, and determining whether the stored value corresponds to the data value. A testable memory array can include a memory cell addressable through a word line and readable through a bit line, a precharge circuit, a stress circuit, and an array built-in self test (ABIST) circuit. The ABIST circuit can be configured to stress the memory cell by applying a stress signal to the stress circuit.Type: GrantFiled: July 12, 2016Date of Patent: December 5, 2017Assignee: International Business Machines CorporationInventors: Yuen H. Chan, Michael B. Kugel, Stefan Payer, Wolfgang Penth, Juergen Pille, Tobias Werner
-
Patent number: 9805823Abstract: A memory cell readable through a bit line and addressable through a word line can be stressed by applying a stress voltage to the bit line for a stress voltage time, and addressing the memory cell through the word line for an addressing time included within the stress voltage time. The memory cell can be tested by writing a data value into the memory cell, stressing the memory cell, reading the stored value from the memory cell, and determining whether the stored value corresponds to the data value. A testable memory array can include a memory cell addressable through a word line and readable through a bit line, a precharge circuit, a stress circuit, and an array built-in self test (ABIST) circuit. The ABIST circuit can be configured to stress the memory cell by applying a stress signal to the stress circuit.Type: GrantFiled: January 25, 2017Date of Patent: October 31, 2017Assignee: International Business Machines CorporationInventors: Yuen H. Chan, Michael B. Kugel, Stefan Payer, Wolfgang Penth, Juergen Pille, Tobias Werner
-
Patent number: 9704567Abstract: A memory cell that is readable through a bit line and addressable through a word line can be stressed using a method that includes addressing the memory cell, through the word line, for an addressing time. The memory cell can be stressed by applying a stress voltage to the bit line for a stress voltage time that overlaps with the addressing time for a stress time ?t. A method for testing a memory cell can include writing a data value into the memory cell, stressing the memory cell, reading a stored value from the memory cell and determining whether the stored value corresponds to the data value. A testable memory array can include at least one memory cell that is addressable through a word line and readable through a bit line and a stress circuit for applying a stress voltage to the bit line.Type: GrantFiled: July 12, 2016Date of Patent: July 11, 2017Assignee: International Business Machines CorporationInventors: Michael B. Kugel, Stefan Payer, Wolfgang Penth, Juergen Pille
-
Patent number: 9627090Abstract: Embodiments of the present invention provide systems and methods for a RAM at speed flexible timing and setup control. The memory module includes: a module connected to a functional logic circuitry; first timing control latches of a first scan-in chain; a timing configuration circuitry controllable by timing and control configuration signals; selection circuits connected to each output line of the first timing control latches; and an output signal of the timing configuration circuitry is connected to input lines of the selection circuits, such that two sets of control data are operatively connected to the control input lines of the memory cells under test, without a reloading of the respective timing control latches.Type: GrantFiled: October 30, 2015Date of Patent: April 18, 2017Assignee: International Business Machines CorporationInventors: Martin Eckert, Michael B. Kugel, Otto A. Torreiter, Tobias Werner
-
Patent number: 9627017Abstract: Embodiments of the present invention provide systems and methods for a RAM at speed flexible timing and setup control. The memory module includes: a module connected to a functional logic circuitry; first timing control latches of a first scan-in chain; a timing configuration circuitry controllable by timing and control configuration signals; selection circuits connected to each output line of the first timing control latches; and an output signal of the timing configuration circuitry is connected to input lines of the selection circuits, such that two sets of control data are operatively connected to the control input lines of the memory cells under test, without a reloading of the respective timing control latches.Type: GrantFiled: September 24, 2015Date of Patent: April 18, 2017Assignee: International Business Machines CorporationInventors: Martin Eckert, Michael B. Kugel, Otto A. Torreiter, Tobias Werner
-
Publication number: 20170092377Abstract: Embodiments of the present invention provide systems and methods for a RAM at speed flexible timing and setup control. The memory module includes: a module connected to a functional logic circuitry; first timing control latches of a first scan-in chain; a timing configuration circuitry controllable by timing and control configuration signals; selection circuits connected to each output line of the first timing control latches; and an output signal of the timing configuration circuitry is connected to input lines of the selection circuits, such that two sets of control data are operatively connected to the control input lines of the memory cells under test, without a reloading of the respective timing control latches.Type: ApplicationFiled: October 30, 2015Publication date: March 30, 2017Inventors: Martin Eckert, Michael B. Kugel, Otto A. Torreiter, Tobias Werner
-
Publication number: 20170092341Abstract: Embodiments of the present invention provide systems and methods for a RAM at speed flexible timing and setup control. The memory module includes: a module connected to a functional logic circuitry; first timing control latches of a first scan-in chain; a timing configuration circuitry controllable by timing and control configuration signals; selection circuits connected to each output line of the first timing control latches; and an output signal of the timing configuration circuitry is connected to input lines of the selection circuits, such that two sets of control data are operatively connected to the control input lines of the memory cells under test, without a reloading of the respective timing control latches.Type: ApplicationFiled: September 24, 2015Publication date: March 30, 2017Inventors: Martin Eckert, Michael B. Kugel, Otto A. Torreiter, Tobias Werner
-
Patent number: 9595304Abstract: The invention relates to a current sense amplifier (103) comprising a reference current input terminal (109), a sense control line input terminal (125), a sense current input terminal (108), a first output terminal (106), and a second output terminal (107).Type: GrantFiled: December 4, 2015Date of Patent: March 14, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alexander Fritsch, Ulrich Krauch, Michael B. Kugel, Juergen Pille
-
Patent number: 9431096Abstract: A memory device having a plurality of banks of memory cells may be provided. Each memory cells may be interconnected via a local write bit-line and a complementary local write bit-line to a local write bit-line buffer circuit. The local write bit-line buffer circuit may be connected via a global write bit-line and a complementary one to a negative bias write assist circuit. The memory device may also comprise an address decoder separately connected to the local write bit-line buffer circuits. The address decoder may comprise a generating unit for enabling exactly one local write enable signal for a respective one of said local write bit-line buffer circuits. The local write bit-line buffer circuit may be adapted for generating local write data on said local write bit-line in response to receiving global write data on said global write bit-line when its local write enable signal is enabled.Type: GrantFiled: November 17, 2015Date of Patent: August 30, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alexander Fritsch, Werner Juchmes, Michael B. Kugel, Rolf Sautter