Patents by Inventor Michael D. Amundson
Michael D. Amundson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170169155Abstract: Method, computer program product, and system for reserving space for standard cells in a circuit layout. A matrix is formed from a pool of standard cells that connect to ports along an edge of a circuit block. The matrix is formed of columns of standard cells, wherein the columns have a length equal to or less than a length of the edge. The number of standard cells that fit in a column depends on dimensions of the standard cells in the direction of the column. The cumulative width of the matrix is equal to the number of columns sufficient to include all of the standard cells in the pool multiplied by the dimension of the standard cells in a direction orthogonal to the direction of the column. The circuit block is placed in the circuit layout such that an area defined by the matrix is reserved for the standard cells.Type: ApplicationFiled: December 10, 2015Publication date: June 15, 2017Inventors: Michael D. AMUNDSON, Timothy D. HELVEY, Zelun TIE
-
Publication number: 20160210571Abstract: The method includes determining a plurality of metrics for the project, the project having a plurality of subprojects. The method also includes accessing data for each metric from the plurality of metrics, the data concerning a subproject from the plurality of subprojects. The method also includes building a table having the data for a metric matched to the subproject. The method also includes calculating a numerical score based off of the table that represents progress of a first subproject relative to a second subproject with regard to the metric. The method also includes creating a visualization that includes the plurality of metrics and the numerical score of the first subproject.Type: ApplicationFiled: June 19, 2015Publication date: July 21, 2016Inventors: Michael D. Amundson, Jason D. Greenwood, Brad J. Rawlins, Zelun Tie
-
Publication number: 20160210577Abstract: The method includes determining a plurality of metrics for the project, the project having a plurality of subprojects. The method also includes accessing data for each metric from the plurality of metrics, the data concerning a subproject from the plurality of subprojects. The method also includes building a table having the data for a metric matched to the subproject. The method also includes calculating a numerical score based off of the table that represents progress of a first subproject relative to a second subproject with regard to the metric. The method also includes creating a visualization that includes the plurality of metrics and the numerical score of the first subproject.Type: ApplicationFiled: January 21, 2015Publication date: July 21, 2016Inventors: Michael D. Amundson, Jason D. Greenwood, Brad J. Rawlins, Zelun Tie
-
Publication number: 20160210573Abstract: The method includes determining a plurality of metrics for the project, the project having a plurality of subprojects. The method also includes accessing data for each metric from the plurality of metrics, the data concerning a subproject from the plurality of subprojects. The method also includes building a table having the data for a metric matched to the subproject. The method also includes calculating a numerical score based off of the table that represents progress of a first subproject relative to a second subproject with regard to the metric. The method also includes creating a visualization that includes the plurality of metrics and the numerical score of the first subproject.Type: ApplicationFiled: March 23, 2016Publication date: July 21, 2016Inventors: Michael D. Amundson, Jason D. Greenwood, Brad J. Rawlins, Zelun Tie
-
Patent number: 9223923Abstract: A method and apparatus are provided for implementing enhanced physical design quality using historical placement analytics in a design of an integrated gate. Mathematical data analysis is performed to determine placement trends in order to seed an initial placement of subsequent physical design placement processes. A placement seed is generated for a subsequent placement process.Type: GrantFiled: May 30, 2014Date of Patent: December 29, 2015Assignee: International Business Machnes CorporationInventors: Michael D. Amundson, Joel R. Earl, Timothy D. Helvey, David A. Lawson, Michael T. Repede
-
Patent number: 9218445Abstract: A method and apparatus are provided for implementing enhanced physical design quality using historical placement analytics in a design of an integrated gate. Mathematical data analysis is performed to determine placement trends in order to seed an initial placement of subsequent physical design placement processes. A placement seed is generated for a subsequent placement process.Type: GrantFiled: January 23, 2014Date of Patent: December 22, 2015Assignee: International Business Machines CorporationInventors: Michael D. Amundson, Joel R. Earl, Timothy D. Helvey, David A. Lawson, Michael T. Repede
-
Publication number: 20150205899Abstract: A method and apparatus are provided for implementing enhanced physical design quality using historical placement analytics in a design of an integrated gate. Mathematical data analysis is performed to determine placement trends in order to seed an initial placement of subsequent physical design placement processes. A placement seed is generated for a subsequent placement process.Type: ApplicationFiled: January 23, 2014Publication date: July 23, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael D. Amundson, Joel R. Earl, Timothy D. Helvey, David A. Lawson, Michael T. Repede
-
Publication number: 20150205900Abstract: A method and apparatus are provided for implementing enhanced physical design quality using historical placement analytics in a design of an integrated gate. Mathematical data analysis is performed to determine placement trends in order to seed an initial placement of subsequent physical design placement processes. A placement seed is generated for a subsequent placement process.Type: ApplicationFiled: May 30, 2014Publication date: July 23, 2015Applicant: International Business Machines CorporationInventors: Michael D. Amundson, Joel R. Earl, Timothy D. Helvey, David A. Lawson, Michael T. Repede
-
Patent number: 8839162Abstract: Exemplary embodiments include a method for modifying a circuit synthesis flow having automated instructions, the method including receiving circuit design input for a circuit design, receiving custom specifications to the circuit design input, synthesizing high level logic from the circuit design input, placing logic on the circuit design, refining the circuit design and generating a circuit description from the circuit design.Type: GrantFiled: July 14, 2010Date of Patent: September 16, 2014Assignee: International Business Machines CorporationInventors: Michael D. Amundson, Dorothy Kucar, Ruchir Puri, Chin Ngai Sze, Matthew M. Ziegler
-
Patent number: 8683402Abstract: A timing analysis mechanism allows defining a clock alias that correlates a clock that is not present in an integrated circuit design to a real clock in the integrated circuit design. In a first implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a new user assertion that references the real clock specified in the clock alias. The new user assertion is then used in the timing analysis and the existing user assertion is not. In a second implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a duplicate clock in the timing database, preserving all its attributes, and then passes the assertion using the alias name as well as any assertions using the corresponding real clock name to the timing engine to be used in the timing analysis.Type: GrantFiled: November 14, 2012Date of Patent: March 25, 2014Assignee: International Business Machines CorporationInventors: Michael D. Amundson, Craig M. Darsow
-
Patent number: 8448113Abstract: A computer implemented method, system and/or computer program product efficiently manage timing parameters in a circuit. Multiple instances of a definition are implemented onto a circuit. A set of related pins from the multiple instances are defined, and a common assertion value is asserted against all pins in the set of related pins.Type: GrantFiled: April 27, 2010Date of Patent: May 21, 2013Assignee: International Business Machines CorporationInventors: Michael D. Amundson, Craig M. Darsow
-
Patent number: 8438514Abstract: A timing analysis mechanism allows defining a clock alias that correlates a clock that is not present in an integrated circuit design to a real clock in the integrated circuit design. In a first implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a new user assertion that references the real clock specified in the clock alias. The new user assertion is then used in the timing analysis and the existing user assertion is not. In a second implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a duplicate clock in the timing database, preserving all its attributes, and then passes the assertion using the alias name as well as any assertions using the corresponding real clock name to the timing engine to be used in the timing analysis.Type: GrantFiled: April 17, 2012Date of Patent: May 7, 2013Assignee: International Business Machines CorporationInventors: Michael D. Amundson, Craig M. Darsow
-
Patent number: 8250515Abstract: A timing analysis mechanism allows defining a clock alias that correlates a clock that is not present in an integrated circuit design to a real clock in the integrated circuit design. In a first implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a new user assertion that references the real clock specified in the clock alias. The new user assertion is then used in the timing analysis and the existing user assertion is not. In a second implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a duplicate clock in the timing database, preserving all its attributes, and then passes the assertion using the alias name as well as any assertions using the corresponding real clock name to the timing engine to be used in the timing analysis.Type: GrantFiled: April 29, 2010Date of Patent: August 21, 2012Assignee: International Business Machines CorporationInventors: Michael D. Amundson, Craig M. Darsow
-
Publication number: 20120204138Abstract: A timing analysis mechanism allows defining a clock alias that correlates a clock that is not present in an integrated circuit design to a real clock in the integrated circuit design. In a first implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a new user assertion that references the real clock specified in the clock alias. The new user assertion is then used in the timing analysis and the existing user assertion is not. In a second implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a duplicate clock in the timing database, preserving all its attributes, and then passes the assertion using the alias name as well as any assertions using the corresponding real clock name to the timing engine to be used in the timing analysis.Type: ApplicationFiled: April 17, 2012Publication date: August 9, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael D. Amundson, Craig M. Darsow
-
Publication number: 20120017186Abstract: Exemplary embodiments include a method for modifying a circuit synthesis flow having automated instructions, the method including receiving circuit design input for a circuit design, receiving custom specifications to the circuit design input, synthesizing high level logic from the circuit design input, placing logic on the circuit design, refining the circuit design and generating a circuit description from the circuit design.Type: ApplicationFiled: July 14, 2010Publication date: January 19, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael D. Amundson, Dorothy Kucar, Ruchir Puri, Chin Ngai Sze, Matthew M. Ziegler
-
Publication number: 20110271245Abstract: A timing analysis mechanism allows defining a clock alias that correlates a clock that is not present in an integrated circuit design to a real clock in the integrated circuit design. In a first implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a new user assertion that references the real clock specified in the clock alias. The new user assertion is then used in the timing analysis and the existing user assertion is not. In a second implementation, when an existing user assertion references a clock alias, the timing analysis mechanism generates a duplicate clock in the timing database, preserving all its attributes, and then passes the assertion using the alias name as well as any assertions using the corresponding real clock name to the timing engine to be used in the timing analysis.Type: ApplicationFiled: April 29, 2010Publication date: November 3, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael D. Amundson, Craig M. Darsow
-
Publication number: 20110265052Abstract: A computer implemented method, system and/or computer program product efficiently manage timing parameters in a circuit. Multiple instances of a definition are implemented onto a circuit. A set of related pins from the multiple instances are defined, and a common assertion value is asserted against all pins in the set of related pins.Type: ApplicationFiled: April 27, 2010Publication date: October 27, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: MICHAEL D. AMUNDSON, CRAIG M. DARSOW
-
Patent number: 8001496Abstract: A system is implemented for controlling long running electronic design automation tools. A user may modify the running of the tool in real time using an interface at the user computer. The user computer accepts user input and communicates with a computer running the design application. The design application runs normally unless a user enters input requiring modification of the process being run by the design application.Type: GrantFiled: February 21, 2008Date of Patent: August 16, 2011Assignee: International Business Machines CorporationInventor: Michael D. Amundson
-
Patent number: 7895544Abstract: A method for identifying latches in physical designs with unbalanced slack, comprising: creating a netlist describing a logical design, the logical design having a plurality of latches therein; performing a placement of the logical design to obtain a physical design; measuring a slack difference of each of the plurality of latches; selecting a color for each of the plurality of latches based on the slack difference correspondingly measured for each of the plurality of latches; and generating a graphical image identifying each one of the plurality of latches with slack difference in color, the color selected for each one of the plurality of latches with slack difference being indicative of the severity of the slack difference.Type: GrantFiled: September 10, 2008Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventor: Michael D. Amundson
-
Publication number: 20100064264Abstract: A method for identifying latches in physical designs with unbalanced slack, comprising: creating a netlist describing a logical design, the logical design having a plurality of latches therein; performing a placement of the logical design to obtain a physical design; measuring a slack difference of each of the plurality of latches; selecting a color for each of the plurality of latches based on the slack difference correspondingly measured for each of the plurality of latches; and generating a graphical image identifying each one of the plurality of latches with slack difference in color, the color selected for each one of the plurality of latches with slack difference being indicative of the severity of the slack difference.Type: ApplicationFiled: September 10, 2008Publication date: March 11, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Michael D. Amundson