Patents by Inventor Michael E. Cornell
Michael E. Cornell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6900091Abstract: An structure for electrically isolating a semiconductor device is formed by implanting dopant into a semiconductor substrate that does not include an epitaxial layer. Following the implant the structure is exposed to a very limited thermal budget so that dopant does not diffuse significantly. As a result, the dimensions of the isolation structure are limited and defined, thereby allowing a higher packing density than obtainable using conventional processes which include the growth of an epitaxial layer and diffusion of the dopants. In one group of embodiments, the isolation structure includes a deep layer and a sidewall which together form a cup-shaped structure surrounding an enclosed region in which the isolated semiconductor device may be formed. The sidewalls may be formed by a series of pulsed implants at different energies, thereby creating a stack of overlapping implanted regions.Type: GrantFiled: August 14, 2002Date of Patent: May 31, 2005Assignee: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Patent number: 6861701Abstract: Power MOSFETs and fabrication processes for power MOSFETs use a continuous conductive gate structure within trenches to avoid problems arising from device topology caused when a gate bus extends above a substrate surface. The conductive gate structure forms gates in device trenches in an active device region and forms a gate bus in a gate bus trench. The gate bus trench that connects to the device trenches can be wide to facilitate forming a gate contact to the gate bus, while the device trenches can be narrow to maximize device density. CMP process can be used to planarize the conductive gate structure and/or overlying insulating layers. The processes are compatible with processes forming self-aligned or conventional contacts in the active device region.Type: GrantFiled: March 5, 2003Date of Patent: March 1, 2005Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Patent number: 6855985Abstract: A family of semiconductor devices is formed in a substrate that contains no epitaxial layer. In one embodiment the family includes a 5V CMOS pair, a 12V CMOS pair, a 5V NPN, a 5V PNP, several forms of a lateral trench MOSFET, and a 30V lateral N-channel DMOS. Each of the devices is extremely compact, both laterally and vertically, and can be fully isolated from all other devices in the substrate.Type: GrantFiled: September 29, 2002Date of Patent: February 15, 2005Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040259318Abstract: A family of semiconductor devices is formed in a substrate that contains no epitaxial layer. In one embodiment the family includes a 5V CMOS pair, a 12V CMOS pair, a 5V NPN, a 5V PNP, several forms of a lateral trench MOSFET, and a 30V lateral N-channel DMOS. Each of the devices is extremely compact, both laterally and vertically, and can be fully isolated from all other devices in the substrate.Type: ApplicationFiled: January 28, 2004Publication date: December 23, 2004Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040251497Abstract: A family of semiconductor devices is formed in a substrate that contains no epitaxial layer. In one embodiment the family includes a 5V CMOS pair, a 12V CMOS pair, a 5V NPN, a 5V PNP, several forms of a lateral trench MOSFET, and a 30V lateral N-channel DMOS. Each of the devices is extremely compact, both laterally and vertically, and can be fully isolated from all other devices in the substrate.Type: ApplicationFiled: January 28, 2004Publication date: December 16, 2004Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040183129Abstract: Power MOSFETs and fabrication processes for power MOSFETs use a continuous conductive gate structure within trenches to avoid problems arising from device topology caused when a gate bus extends above a substrate surface. The gate bus trench and/or gate structures in the device trenches can contain a metal/silicide to reduce resistance, where polysilicon layers surround the metal/silicide to prevent metal atoms from penetrating the gate oxide in the device trenches. CMP process can remove excess polysilicon and metal and planarize the conductive gate structure and/or overlying insulating layers. The processes are compatible with processes forming self-aligned or conventional contacts in the active device region.Type: ApplicationFiled: January 29, 2004Publication date: September 23, 2004Inventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040183136Abstract: Power MOSFETs and fabrication processes for power MOSFETs use a continuous conductive gate structure within trenches to avoid problems arising from device topology caused when a gate bus extends above a substrate surface. The gate bus trench and/or gate structures in the device trenches can contain a metal/silicide to reduce resistance, where polysilicon layers surround the metal/silicide to prevent metal atoms from penetrating the gate oxide in the device trenches. CMP process can remove excess polysilicon and metal and planarize the conductive gate structure and/or overlying insulating layers. The processes are compatible with processes forming self-aligned or conventional contacts in the active device region.Type: ApplicationFiled: January 29, 2004Publication date: September 23, 2004Inventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040173844Abstract: Power MOSFETs and fabrication processes for power MOSFETs use a continuous conductive gate structure within trenches to avoid problems arising from device topology caused when a gate bus extends above a substrate surface. The conductive gate structure forms gates in device trenches in an active device region and forms a gate bus in a gate bus trench. The gate bus trench that connects to the device trenches can be wide to facilitate forming a gate contact to the gate bus, while the device trenches can be narrow to maximize device density. CMP process can be used to planarize the conductive gate structure and/or overlying insulating layers. The processes are compatible with processes forming self-aligned or conventional contacts in the active device region.Type: ApplicationFiled: March 5, 2003Publication date: September 9, 2004Applicant: Advanced Analogic Technologies, Inc. Advanced Analogic Technologies (HongKong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040119118Abstract: A semiconductor die has a bonding pad for a MOSFET such as a power MOSFET and a separate bonding pad for ESD protection circuitry. Connecting the bonding pads together makes the ESD protection circuitry functional to protect the MOSFET. Before connecting the bonding pads together, the ESD protection circuitry and/or the MOSFET can be separately tested. A voltage higher than functioning ESD protection circuitry would permit can be used when testing the MOSFET. A packaging process such as wire bonding or attaching the die to a substrate in a flip-chip package can connect the bonding pads after testing.Type: ApplicationFiled: April 24, 2003Publication date: June 24, 2004Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040063291Abstract: An isolated pocket of a substrate of a first conductivity type is formed by forming a field oxide layer having an opening. A first implant of a dopant of a second conductivity type is performed to form a deep layer of the second conductivity type. The deep layer includes a deeper portion under the opening and shallower portions under the field oxide layer. A mask layer is formed over the opening One or more additional implants of dopant of the second conductivity type are performed to form sidewalls in the substrate, each sidewall extending from the bottom of the field oxide layer into the deep layer, the deep layer and the sidewalls forming an isolation region enclosing an isolated pocket of the substrate.Type: ApplicationFiled: September 29, 2002Publication date: April 1, 2004Inventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040032005Abstract: A semiconductor substrate includes a pair of trenches filled with a dielectric material. Dopant introduced into the mesa between the trenches is limited from diffusing laterally when the substrate is subjected to thermal processing. Therefore, semiconductor devices can be spaced more closely together on the substrate, and the packing density of the devices can be increased. Also trench constrained doped region diffuse faster and deeper than unconstrained diffusions, thereby reducing the time and temperature needed to complete a desired depth diffusion. The technique may be used for semiconductor devices such as bipolar transistors as well as isolation regions that electrically isolate the devices from each other. In one group of embodiments, a buried layer is formed at an interface between an epitaxial layer and a substrate, at a location generally below the dopant in the mesa.Type: ApplicationFiled: August 14, 2002Publication date: February 19, 2004Inventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Publication number: 20040033666Abstract: An structure for electrically isolating a semiconductor device is formed by implanting dopant into a semiconductor substrate that does not include an epitaxial layer. Following the implant the structure is exposed to a very limited thermal budget so that dopant does not diffuse significantly. As a result, the dimensions of the isolation structure are limited and defined, thereby allowing a higher packing density than obtainable using conventional processes which include the growth of an epitaxial layer and diffusion of the dopants. In one group of embodiments, the isolation structure includes a deep layer and a sidewall which together form a cup-shaped structure surrounding an enclosed region in which the isolated semiconductor device may be formed. The sidewalls may be formed by a series of pulsed implants at different energies, thereby creating a stack of overlapping implanted regions.Type: ApplicationFiled: August 14, 2002Publication date: February 19, 2004Inventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Patent number: 6239463Abstract: A power MOSFET or other semiconductor device contains a layer of silicon combined with germanium to reduce the on-resistance of the device. The proportion of germanium in the layer is typically in the range of 1-40%. To achieve desired characteristics the concentration of germanium in the Si-Ge layer can be uniform, stepped or graded. In many embodiments it is desirable to keep the germanium below the surface of the semiconductor material to prevent germanium atoms from being incorporated into a gate oxide layer. This technique can be used in vertical DMOS and trench-gated MOSFETs, quasi-vertical MOSFETs and lateral MOSFETs, as well as insulated gate bipolar transistors, thyristors, Schottky diodes and conventional bipolar transistors.Type: GrantFiled: August 28, 1997Date of Patent: May 29, 2001Assignee: Siliconix incorporatedInventors: Richard K. Williams, Mohamed Darwish, Wayne Grabowski, Michael E. Cornell
-
Patent number: 5751054Abstract: A semiconductor structure which includes zener diodes and various combinations of MOS transistors, bipolar transistors and DMOS transistors, all fabricated on the same integrated circuit chipType: GrantFiled: August 29, 1996Date of Patent: May 12, 1998Assignee: Siliconix incorporatedInventors: Hamza Yilmaz, Richard K. Williams, Michael E. Cornell, Jun Wei Chen
-
Patent number: 5726477Abstract: A process for fabricating both CMOS and LDMOS transistors includes a high temperature, long diffusion subsequent to deposition of the polysilicon gate for forming MOSFET body regions. Similarly, a process for fabricating both CMOS and NPN transistors includes a high temperature, long diffusion subsequent to deposition of the polysilicon gate for forming NPN base regions. In both processes, the threshold voltage of the PMOS devices is adjusted subsequent to both gate formation and the high temperature, long diffusions by implanting a suitable dopant into the PMOS channel through the gate. Since the gate is formed prior to threshold adjust, high temperature processing and long diffusions requiring the presence of the gate are completed without adversely affecting the adjusted threshold voltage. The p+ source/drain implant mask can be used to restrict the threshold adjust implant to the PMOS devices, thereby avoiding adversely affecting other devices in the integrated circuit.Type: GrantFiled: June 6, 1995Date of Patent: March 10, 1998Assignee: Siliconix incorporatedInventors: Richard K. Williams, Michael E. Cornell
-
Patent number: 5648288Abstract: A process for fabricating both CMOS and LDMOS transistors includes a high temperature, long diffusion subsequent to deposition of the polysilicon gate for forming MOSFET body regions. Similarly, a process for fabricating both CMOS and NPN transistors includes a high temperature, long diffusion subsequent to deposition of the polysilicon gate for forming NPN base regions. In both processes, the threshold voltage of the PMOS devices is adjusted subsequent to both gate formation and the high temperature, long diffusions by implanting a suitable dopant into the PMOS channel through the gate. Since the gate is formed prior to threshold adjust, high temperature processing and long diffusions requiring the presence of the gate are completed without adversely affecting the adjusted threshold voltage. The p+ source/drain implant mask can be used to restrict the threshold adjust implant to the PMOS devices, thereby avoiding adversely affecting other devices in the integrated circuit.Type: GrantFiled: July 27, 1994Date of Patent: July 15, 1997Assignee: Siliconix incorporatedInventors: Richard K. Williams, Michael E. Cornell
-
Patent number: 5648281Abstract: A process is disclosed (hereafter referred to as the "BiCDMOS Process") which simultaneously forms bipolar transistors, relatively high voltage CMOS transistors, relatively low voltage CMOS transistors, DMOS transistors, zener diodes, and thin-film resistors, or any desired combination of these, all on the same integrated circuit chip. The process uses a small number of masking steps, forms high performance transistor structures, and results in a high yield of functioning die. Isolation structures, bipolar transistor structures, CMOS transistor structures, DMOS transistor structures, zener diode structures, and thin-film resistor structures are also disclosed.Type: GrantFiled: May 8, 1996Date of Patent: July 15, 1997Assignee: Siliconix incorporatedInventors: Richard K. Williams, Hamza Yilmaz, Michael E. Cornell, Jun Wei Chen
-
Patent number: 5643820Abstract: A process is disclosed (hereafter referred to as the "BiCDMOS Process") which simultaneously forms bipolar transistors, relatively high voltage CMOS transistors, relatively low voltage CMOS transistors, DMOS transistors, zener diodes, and thin-film resistors, or any desired combination of these, all on the same integrated circuit chip. The process uses a small number of masking steps, forms high performance transistor structures, and results in a high yield of functioning die. Isolation structures, bipolar transistor structures, CMOS transistor structures, DMOS transistor structures, zener diode structures, and thin-film resistor structures are also disclosed.Type: GrantFiled: June 19, 1996Date of Patent: July 1, 1997Assignee: Siliconix incorporatedInventors: Richard K. Williams, Hamza Yilmaz, Michael E. Cornell, Jun Wei Chen
-
Patent number: 5618743Abstract: A process is disclosed (hereafter referred to as the "BiCDMOS Process") which simultaneously forms bipolar transistors, relatively high voltage CMOS transistors, relatively low voltage CMOS transistors, DMOS transistors, zener diodes, and thin-film resistors, or any desired combination of these, all on the same integrated circuit chip. The process uses a small number of masking steps, forms high performance transistor structures, and results in a high yield of functioning die. Isolation structures, bipolar transistor structures, CMOS transistor structures, DMOS transistor structures, zener diode structures, and thin-film resistor structures are also disclosed.Type: GrantFiled: June 5, 1995Date of Patent: April 8, 1997Assignee: Siliconix incorporatedInventors: Richard K. Williams, Hamza Yilmaz, Michael E. Cornell, Jun W. Chen
-
Patent number: 5583061Abstract: A process is disclosed (hereafter referred to as the "BiCDMOS Process") which simultaneously forms bipolar transistors, relatively high voltage CMOS transistors, relatively low voltage CMOS transistors, DMOS transistors, zener diodes, and thin-film resistors, or any desired combination of these, all on the same integrated circuit chip. The process uses a small number of masking steps, forms high performance transistor structures, and results in a high yield of functioning die. Isolation structures, bipolar transistor structures, CMOS transistor structures, DMOS transistor structures, zener diode structures, and thin-film resistor structures are also disclosed.Type: GrantFiled: June 5, 1995Date of Patent: December 10, 1996Assignee: Siliconix incorporatedInventors: Richard K. Williams, Hamza Yilmaz, Michael E. Cornell, Jun W. Chen