Patents by Inventor Michael E. Ichiriu

Michael E. Ichiriu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7624105
    Abstract: A search engine configured to determine whether an input string including a plurality of input characters matches a regular expression including an inexact pattern including a specified range of instances of pattern characters each belonging to a specified set of characters, the search engine including a microcontroller having an input to receive a microprogram embodying the inexact pattern, a first co-processor coupled to the microcontroller and dedicated to determine whether each input character in a first portion of the input string is a member of the specified set of characters, and a second co-processor coupled to the microcontroller and dedicated to determine whether the number of input characters in the first portion of the input string falls within the specified range.
    Type: Grant
    Filed: September 19, 2006
    Date of Patent: November 24, 2009
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Michael E. Ichiriu, Martin Fabry, Larry A. Wall, Ajit V. Ninan
  • Patent number: 7539032
    Abstract: A network system includes a content search system for determining whether an input string matches a regular expression comprising an exact pattern and an inexact pattern, the content search system including a first search circuit dedicated to perform an exact string match operation to determine whether the input string contains a first portion that matches the exact pattern, and a second search circuit dedicated to perform an inexact string match operation to determine whether the input string contains a second portion that matches the inexact pattern.
    Type: Grant
    Filed: September 19, 2006
    Date of Patent: May 26, 2009
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Michael E. Ichiriu, Martin Fabry, Larry A. Wall, Sanjay Sreenath
  • Patent number: 7529746
    Abstract: A content search circuit for determining whether an input string matches one or more of a plurality of regular expressions, the content search circuit including an instruction memory for storing a plurality of microprograms, each microprogram embodying a corresponding one of the regular expressions, a control circuit having an input to receive the input string, and having a number of outputs, and a plurality of search engines, each having a first input coupled to a corresponding output of the control circuit and having a second input coupled to the instruction memory, wherein each search engine is selectable to execute any of the microprograms stored in the instruction memory to search the input string for any of the regular expressions embodied in the microprograms.
    Type: Grant
    Filed: September 19, 2006
    Date of Patent: May 5, 2009
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Michael E. Ichiriu, Martin Fabry, Larry A. Wall, Sanjay Sreenath
  • Publication number: 20080071765
    Abstract: A network system includes a content search system for determining whether an input string matches a regular expression comprising an exact pattern and an inexact pattern, the content search system including a first search circuit dedicated to perform an exact string match operation to determine whether the input string contains a first portion that matches the exact pattern, and a second search circuit dedicated to perform an inexact string match operation to determine whether the input string contains a second portion that matches the inexact pattern.
    Type: Application
    Filed: September 19, 2006
    Publication date: March 20, 2008
    Inventors: Michael E. Ichiriu, Martin Fabry, Larry A. Wall, Sanjay Sreenath
  • Publication number: 20080071780
    Abstract: A content search circuit for determining whether an input string matches one or more of a plurality of regular expressions, the content search circuit including an instruction memory for storing a plurality of microprograms, each microprogram embodying a corresponding one of the regular expressions, a control circuit having an input to receive the input string, and having a number of outputs, and a plurality of search engines, each having a first input coupled to a corresponding output of the control circuit and having a second input coupled to the instruction memory, wherein each search engine is selectable to execute any of the microprograms stored in the instruction memory to search the input string for any of the regular expressions embodied in the microprograms.
    Type: Application
    Filed: September 19, 2006
    Publication date: March 20, 2008
    Inventors: Michael E. Ichiriu, Martin Fabry, larry A. Wall, Sanjay Sreenath
  • Publication number: 20080071757
    Abstract: A search engine configured to determine whether an input string including a plurality of input characters matches a regular expression including an inexact pattern including a specified range of instances of pattern characters each belonging to a specified set of characters, the search engine including a microcontroller having an input to receive a microprogram embodying the inexact pattern, a first co-processor coupled to the microcontroller and dedicated to determine whether each input character in a first portion of the input string is a member of the specified set of characters, and a second co-processor coupled to the microcontroller and dedicated to determine whether the number of input characters in the first portion of the input string falls within the specified range.
    Type: Application
    Filed: September 19, 2006
    Publication date: March 20, 2008
    Inventors: Michael E. Ichiriu, Martin Fabry, Larry A. Wall, Ajit V. Ninan
  • Patent number: 7257763
    Abstract: A content addressable memory (CAM) device including a CAM array, encoding circuit, address circuit and error checking circuit. The encoding circuit generates an address value that corresponds to one of a plurality of match lines included within the CAM array. The address circuit receives the address value from the encoding circuit and enables a data word to be output from a CAM array storage location indicated by the address value. The error checking circuit receives the data word output from the storage location and determines whether the data word contains an error.
    Type: Grant
    Filed: August 11, 2003
    Date of Patent: August 14, 2007
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Varadarajan Srinivasan, Michael E. Ichiriu, Bindiganavale S. Nataraj, Sandeep Khanna
  • Patent number: 7174419
    Abstract: A method of operation within a content addressable memory (CAM) device. An input data word having a plurality of data bits and a plurality of mask bits is received in the CAM device. An encoded data word is generated based, at least in part, on states of the mask bits within the input data word. A write data word is selected from a group of data words that includes at least the input data word and the encoded data word. The write data word is stored within a row of CAM cells within the CAM device.
    Type: Grant
    Filed: May 30, 2003
    Date of Patent: February 6, 2007
    Assignee: Netlogic Microsystems, Inc
    Inventors: Michael E. Ichiriu, Varadarajan Srinivasan
  • Patent number: 7043673
    Abstract: A content addressable memory (CAM) device having circuitry to generate a biased sequence of addresses. A first counter circuit increments an address value in response to a clock signal and resets the address value to a start address in response to a control signal. A second counter increments a limit value in response to a control signal. A compare circuit compares the address value and the limit value and, if the address value and the limit value have a predetermined relationship, asserts the control signal.
    Type: Grant
    Filed: November 1, 2001
    Date of Patent: May 9, 2006
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Michael E. Ichiriu, Varadarajan Srinivasan
  • Patent number: 7002823
    Abstract: A content addressable memory (CAM) device having a simultaneous write and compare function. The CAM device includes a plurality of rows of CAM cells, and match lines and word lines coupled to the rows of CAM cells. The CAM device further includes a plurality of switching circuits coupled to the word lines and the match lines, each switching circuit being adapted to selectively disable assertion of a match signal on a corresponding one of the match lines based, at least in part, on the state of a corresponding one of the word lines.
    Type: Grant
    Filed: January 7, 2004
    Date of Patent: February 21, 2006
    Assignee: NetLogic Microsystems, Inc.
    Inventor: Michael E. Ichiriu
  • Patent number: 6978343
    Abstract: A content addressable memory (CAM) device having an error correction function. The CAM device includes an array of CAM cells, row parity storage elements and column parity storage elements. The row parity storage elements store row parity values that correspond to contents of respective rows of the CAM cells, and the column parity storage elements store column parity values that correspond to respective columns of the CAM cells. A bit error in the array is detected through row and column parity checking that uniquely identifies the row and column location of the error and enables correction of the error.
    Type: Grant
    Filed: August 5, 2002
    Date of Patent: December 20, 2005
    Assignee: NetLogic Microsystems, Inc.
    Inventor: Michael E. Ichiriu
  • Patent number: 6901000
    Abstract: A content addressable memory device having an array of multi-compare CAM cells. First and second compare operations are simultaneously performed in the array of multi-compare CAM cells to generate first and second sets of match signals. The first set of match signals is logically combined with the second set of match signals to generate a set of resultant match signals.
    Type: Grant
    Filed: July 18, 2003
    Date of Patent: May 31, 2005
    Inventors: Michael E. Ichiriu, Varadarajan Srinivasan
  • Patent number: 6728124
    Abstract: A content addressable memory (CAM) device having a data CAM array and an error CAM array. The data CAM array is provided to store data words, compare the data words with a comparand value, and, if one of the data words matches the comparand value, assert a match signal that corresponds to the matching data word. A priority encoder responds to the match signal by outputting a match address that corresponds to the matching data word. The error CAM array is provided to store at least one error address value and is coupled to the priority encoder to receive the match address. The error CAM array compares the match address with the error address value and asserts a match error signal if the match address matches the error address value.
    Type: Grant
    Filed: June 3, 2003
    Date of Patent: April 27, 2004
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Michael E. Ichiriu, Varadarajan Srinivasan
  • Patent number: 6707693
    Abstract: A content addressable memory (CAM) device having a simultaneous write and compare function. The CAM device includes a plurality of rows of CAM cells, and match lines and word lines coupled to the rows of CAM cells. The CAM device further includes a plurality of switching circuits coupled to the word lines and the match lines, each switching circuit being adapted to selectively disable assertion of a match signal on a corresponding one of the match lines based, at least in part, on the state of a corresponding one of the word lines.
    Type: Grant
    Filed: June 5, 2002
    Date of Patent: March 16, 2004
    Assignee: NetLogic Microsystems, Inc.
    Inventor: Michael E. Ichiriu
  • Patent number: 6700810
    Abstract: A content addressable memory (CAM) device having a data CAM array and an error CAM array. The data CAM array is provided to store data words, compare the data words with a comparand value, and, if one of the data words matches the comparand value, assert a match signal that corresponds to the matching data word. A priority encoder responds to the match signal by outputting a match address that corresponds to the matching data word. The error CAM array is provided to store at least one error address value and is coupled to the priority encoder to receive the match address. The error CAM array compares the match address with the error address value and asserts a match error signal if the match address matches the error address value.
    Type: Grant
    Filed: June 3, 2003
    Date of Patent: March 2, 2004
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Michael E. Ichiriu, Varadarajan Srinivasan
  • Patent number: 6597595
    Abstract: A content addressable memory (CAM) device having a data CAM array and an error CAM array. The data CAM array is provided to store data words, compare the data words with a comparand value, and, if one of the data words matches the comparand value, assert a match signal that corresponds to the matching data word. A priority encoder responds to the match signal by outputting a match address that corresponds to the matching data word. The error CAM array is provided to store at least one error address value and is coupled to the priority encoder to receive the match address. The error CAM array compares the match address with the error address value and asserts a match error signal if the match address matches the error address value.
    Type: Grant
    Filed: September 18, 2001
    Date of Patent: July 22, 2003
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Michael E. Ichiriu, Varadarajan Srinivasan
  • Patent number: 6560670
    Abstract: An inter-row configurable content addressable memory (CAM) system. For one embodiment, the CAM system includes an array of CAM cells having a plurality of rows of CAM cells for storing a data word chain, wherein the data word chain comprises a sequence of at least two data words each stored in a different row of CAM cells, and wherein each row of CAM cells includes a first group of CAM cells for storing a pointer and a second group of CAM cells for storing one of the data words. The pointer of the first data word of the data word chain may be a predetermined number greater than the number of rows in the CAM array. The pointers associated with the other data words of the data word chain each store an address of the previous data word in the data word chain. The CAM system further includes a write circuit for writing the data words into the rows of CAM cells, an address decoder coupled to the CAM array, and a priority encoder coupled to the CAM array.
    Type: Grant
    Filed: June 14, 2000
    Date of Patent: May 6, 2003
    Assignee: Netlogic Microsystems, Inc.
    Inventor: Michael E. Ichiriu