Abstract: An electronic device comprising a cell region comprising stacks of alternating dielectric materials and conductive materials. A pillar region is adjacent to the cell region and comprises storage node segments adjacent to adjoining oxide materials and adjacent to a tunnel region. The storage node segments are separated by a vertical portion of the tunnel region. A high-k dielectric material is adjacent to the conductive materials of the cell region and to the adjoining oxide materials of the pillar region. Additional electronic devices are disclosed, as are methods of forming an electronic device and related systems.

Abstract: A microelectronic device comprises a stack structure comprising alternating conductive structures and insulative structures. Memory cells vertically extend through the stack structure, and comprise a channel material vertically extending through the stack structure. An additional stack structure vertically overlies the stack structure and comprises additional conductive structures and additional insulative structures. First pillar structures extend through the additional stack structure and vertically overlie a portion of the memory cells. Second pillar structures are adjacent to the first pillar structures and extend through the additional stack structure and vertically overlie another portion of the memory cells. Slot structures are laterally adjacent to the first pillar structures and to the second pillar structures and extend through at least a portion of the additional stack structure.

Abstract: A memory array comprises strings of memory cells. The memory array comprises laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers above a conductor tier. Channel-material-string constructions of memory cells extend through the insulative tiers and the conductive tiers. The channel material of the channel-material-string constructions is directly electrically coupled to conductor material of the conductor tier. Substructure material is in the conductor tier and spans laterally-across and laterally-between bottoms of multiple of the channel-material-string constructions. The substructure material is of different composition from an upper portion of the conductor material. The substructure material comprises laterally-opposing sides that taper laterally-inward moving deeper into the conductor tier. Other embodiments, including method, are disclosed.

Abstract: An electronic device comprising a cell region comprising stacks of alternating dielectric materials and conductive materials. A pillar region is adjacent to the cell region and comprises storage node segments adjacent to adjoining oxide materials and adjacent to a tunnel region. The storage node segments are separated by a vertical portion of the tunnel region. A high-k dielectric material is adjacent to the conductive materials of the cell region and to the adjoining oxide materials of the pillar region. Additional electronic devices are disclosed, as are methods of forming an electronic device and related systems.

Abstract: An electronic device comprising a cell region comprising stacks of alternating dielectric materials and conductive materials. A pillar region is adjacent to the cell region and comprises storage node segments adjacent to adjoining oxide materials and adjacent to a tunnel region. The storage node segments are separated by a vertical portion of the tunnel region. A high-k dielectric material is adjacent to the conductive materials of the cell region and to the adjoining oxide materials of the pillar region. Additional electronic devices are disclosed, as are methods of forming an electronic device and related systems.

Abstract: A system for fabricating a semiconductor device structure includes a tool comprising a chamber and a platform within the chamber configured to receive a semiconductor device structure thereon. The tool further includes a heating and cooling system in operable communication with the platform and configured to control a temperature of the platform.

Abstract: A material deposition system comprises a precursor source and a chemical vapor deposition apparatus in selective fluid communication with the precursor source. The precursor source configured to contain at least one metal-containing precursor material in one or more of a liquid state and a solid state. The chemical vapor deposition apparatus comprises a housing structure, a distribution manifold, and a substrate holder. The housing structure is configured and positioned to receive at least one feed fluid stream comprising the at least one metal-containing precursor material. The distribution manifold is within the housing structure and is in electrical communication with a signal generator. The substrate holder is within the housing structure, is spaced apart from the distribution assembly, and is in electrical communication with an additional signal generator. A microelectronic device and methods of forming a microelectronic device also described.

Abstract: A system for fabricating a semiconductor device structure includes a tool comprising a chamber and a platform within the chamber configured to receive a semiconductor device structure thereon. The tool further includes a heating and cooling system in operable communication with the platform and configured to control a temperature of the platform.

Abstract: Integrated circuitry comprising an array comprises a plurality of conductive vias. Individual of the vias comprise an upper horizontal perimeter comprising opposing end portions. One of the opposing end portions comprises opposing straight sidewalls. The other of the opposing end portions comprises opposing curved sidewalls that join with the opposing straight sidewalls of the one opposing end portion. Other embodiments, including methods, are disclosed.

Abstract: Integrated circuitry comprising an array comprises a plurality of conductive vias. Individual of the vias comprise an upper horizontal perimeter comprising opposing end portions. One of the opposing end portions comprises opposing straight sidewalls. The other of the opposing end portions comprises opposing curved sidewalls that join with the opposing straight sidewalls of the one opposing end portion. Other embodiments, including methods, are disclosed.

Abstract: Integrated circuitry comprising an array comprises a plurality of conductive vias. Individual of the vias comprise an upper horizontal perimeter comprising opposing end portions. One of the opposing end portions comprises opposing straight sidewalls. The other of the opposing end portions comprises opposing curved sidewalls that join with the opposing straight sidewalls of the one opposing end portion. Other embodiments, including methods, are disclosed.

Abstract: Integrated circuitry comprising an array comprises a plurality of conductive vias. Individual of the vias comprise an upper horizontal perimeter comprising opposing end portions. One of the opposing end portions comprises opposing straight sidewalls. The other of the opposing end portions comprises opposing curved sidewalls that join with the opposing straight sidewalls of the one opposing end portion. Other embodiments, including methods, are disclosed.

Abstract: A system for fabricating a semiconductor device structure includes a tool comprising a chamber and a platform within the chamber configured to receive a semiconductor device structure thereon. The tool further includes a heating and cooling system in operable communication with the platform and configured to control a temperature of the platform.

Abstract: A focus ring replacement method for a plasma reactor, and associated systems and methods are disclosed herein. In one embodiment, a plasma processing system includes a plasma reactor and a wafer handler. The plasma reactor includes a processing chamber defining an enclosure and having a chamber opening accessible to the enclosure. A wafer holder assembly is positioned within the enclosure and configured to hold a semiconductor wafer and a focus ring that surrounds the semiconductor wafer. The wafer handler is configured to transport the focus ring through the chamber opening, and the wafer holder assembly is further configured to transfer the focus ring between the wafer handler and the wafer holder assembly.