Patents by Inventor Michael G. Ahrens
Michael G. Ahrens has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7947980Abstract: An MOS transistor is programmed in a non-volatile memory cell. A storage capacitor in the non-volatile memory cell is used to enhance programming efficiency by providing additional charge to the programming terminal of the MOS transistor during breakdown of the gate dielectric, thus avoiding soft programming faults. In a particular embodiment the storage capacitor is a second MOS transistor having a thicker gate dielectric layer than the dielectric layer of the programmable MOS transistor.Type: GrantFiled: April 29, 2009Date of Patent: May 24, 2011Assignee: Xilinx, Inc.Inventors: Shahin Toutounchi, James Karp, Jeongheon Jeong, Michael G. Ahrens, Michael J. Hart
-
Patent number: 7687797Abstract: A MOS transistor is used as a programmable three-terminal non-volatile memory element. The gate dielectric layer of the MOS transistor has a first portion with a relatively higher dielectric breakdown strength than a second portion. The location of the second portion is chosen so as to avoid having the gate dielectric layer break down near the edge of the active area or isolation area during programming. In a particular embodiment, the gate dielectric layer is silicon oxide, and the first portion is thicker than the second portion.Type: GrantFiled: August 24, 2005Date of Patent: March 30, 2010Assignee: Xilinx, Inc.Inventors: James Karp, Daniel Gitlin, Shahin Toutounchi, Michael G. Ahrens, Jongheon Jeong
-
Patent number: 7544968Abstract: An MOS transistor is programmed in a non-volatile memory cell. A storage capacitor in the non-volatile memory cell is used to enhance programming efficiency by providing additional charge to the programming terminal of the MOS transistor during breakdown of the gate dielectric, thus avoiding soft programming faults. In a particular embodiment the storage capacitor is a second MOS transistor having a thicker gate dielectric layer than the dielectric layer of the programmable MOS transistor.Type: GrantFiled: August 24, 2005Date of Patent: June 9, 2009Assignee: Xilinx, Inc.Inventors: Shahin Toutounchi, James Karp, Jongheon Jeong, Michael G. Ahrens, Michael J. Hart
-
Patent number: 7450431Abstract: A PMOS transistor is programmed as a non-volatile memory element by operating the PMOS transistor in accumulation mode. This facilitates merging the source and drain regions to form a low-resistance path because most heating occurs on the channel side of the gate dielectric, rather than on the gate terminal side. In a particular embodiment, boron is used as the dopant. Boron has a higher diffusivity than arsenic or phosphorous, which are typical n-type dopants. Boron's higher diffusivity promotes merging the source and drain regions.Type: GrantFiled: August 24, 2005Date of Patent: November 11, 2008Assignee: Xilinx, Inc.Inventors: James Karp, Jongheon Jeong, Michael G. Ahrens, Shahin Toutounchi
-
Patent number: 7420842Abstract: A storage transistor is programmed as a non-volatile memory element by biasing the source and drain while a programming voltage is applied to the gate. The substrate is held at a different potential than the source/drain to insure that the greatest difference in voltage during the programming step occurs between the channel region and the gate, rather than the gate and the source/drain. The programming voltage heats the channel region to form a non-volatile low-resistance connection between the source and drain, which is read to determine the programmed state.Type: GrantFiled: August 24, 2005Date of Patent: September 2, 2008Assignee: Xilinx, Inc.Inventors: Michael G. Ahrens, Shahin Toutounchi, James Karp, Jongheon Jeong
-
Patent number: 6687157Abstract: Disclosed are circuits and methods of identifying defective memory cells among rows and columns of memory cells. In one embodiment, all the memory cells in an array are programmed to conduct with a conventional read voltage applied and not to conduct with a conventional read-inhibit voltage applied. Any rows that conduct with the read-inhibit voltage applied are termed “leaky,” and are defective. Another read-inhibit voltage lower than the conventional level is selected to cause even leaky cells not to conduct. This test read-inhibit voltage is consecutively applied to each row under test. If one of the rows includes a leaky bit, that bit will conduct with the conventional read-inhibit voltage applied but will not conduct with the test read-inhibit voltage applied. The test flow therefore identifies a row as including a leaky bit when a leak is suppressed by application of the test read-inhibit voltage. A redundant row can be provided to replace a row having a leaky bit.Type: GrantFiled: June 11, 2003Date of Patent: February 3, 2004Assignee: Xilinx, Inc.Inventors: Ping-Chen Liu, Michael G. Ahrens, Kenneth V. Miu
-
Patent number: 6525973Abstract: A one-shot system for loading a bitline shift register with a typical test pattern is described. Each bitline latch within the bitline shift register is augmented with a one-shot circuit that may pull-up or pull-down the value stored in the bitline latch. The choice of a particular memory test pattern dictates the control of the one-shot circuit.Type: GrantFiled: December 12, 2001Date of Patent: February 25, 2003Assignee: Xilinx, Inc.Inventors: Farshid Shokouhi, Michael G. Ahrens
-
Patent number: 6388946Abstract: A circuit and method are provided for stress-testing EEPROMS by incrementally selecting and deselecting word lines. The circuit of the invention comprises a memory cell array, a set of decoders for decoding a memory address bus and controlling word lines for the memory cell array, a control circuit, and a shift register driven by the control circuit. Each bit of the shift register has the capability of overriding a group of one or more of the decoders. When the initiation signal is received by the control circuit, a state control bit is set high and is clocked through the shift register. The high bit overrides successive groups of decoders as it is shifted through the shift register, until all word lines in the memory cell array are selected. After the stress test has been performed, the state control bit is returned to zero and is cycled through the shift register on successive clock cycles, incrementally deselecting groups of word lines until all word lines are deselected.Type: GrantFiled: May 31, 2000Date of Patent: May 14, 2002Assignee: Xilinx, Inc.Inventors: Phillip H. McGibney, Michael G. Ahrens
-
Patent number: 6285584Abstract: A plurality of flash electrically erasable programmable read only memory (EEPROM) cells is disclosed wherein metal lines couple both the sources and the drains of the flash cells. Reading of these flash cells is accomplished by applying a positive voltage to the source and reading from the associated metal source line. A soft erase scheme for increasing the threshold voltage of over-programmed flash cells is provided that prevents the leakage caused by applying a positive voltage to the drain.Type: GrantFiled: January 23, 2001Date of Patent: September 4, 2001Assignee: Xilinx, Inc.Inventors: Michael G. Ahrens, Anders T. Dejenfelt, Qi Lin, Robert A. Olah
-
Patent number: 6272060Abstract: A shift register system is disclosed wherein shift registers buffering memory data perform shift operations in response to a set of sub-clock signals. The set of sub-clock signals comprise nested sub-clock signals having non-overlapping transitions formed from a system clock signal or power on reset signal. Each shift register (or bank of shift registers) responds to a different sub-clock signal. As a result, shift operations are spread out over a period of time rather than occurring simultaneously. Thus, the current drawn during each shift operation is similarly spread out over a period of time. The maximum current drawn during any one shift operation is inversely proportional to the number of non-overlapping sub-clock signal. Therefore, the maximum current drawn (i.e., current spike) drawn during memory operations is minimized.Type: GrantFiled: May 12, 2000Date of Patent: August 7, 2001Assignee: Xilinx, Inc.Inventors: Ben Y. Sheen, Michael G. Ahrens
-
Patent number: 6249458Abstract: A floating gate memory device that includes a switching circuit for selectively transferring two or more negative voltages to a common node (e.g., to the negative pole of a driver circuit). The switching circuit includes two switches respectively connected between the two negative voltages and the common node. Each of the switches includes series-connected triple-well NMOS transistors that provide a dual-isolation structure between the common node the negative voltage sources. An optional triple P-well resistor is provided between the series-connected triple-well NMOS transistors in each of the switches that includes a deep N-well region biased by a system voltage source (e.g., VCC) to reverse bias the central P-well region.Type: GrantFiled: June 22, 2000Date of Patent: June 19, 2001Assignee: Xilinx, Inc.Inventors: Farshid Shokouhi, Michael G. Ahrens, Ben Y. Sheen
-
Patent number: 6233177Abstract: A floating gate memory device that includes a column latch circuit that is isolated from a series of bitlines by PMOS pass transistors controlled by a bitline latch switch circuit. The bitline latch switch circuit selectively applies either +5 V or −2 V signals to the gate terminals of the PMOS pass transistors, thereby allowing the PMOS pass transistors to selectively pass 0 (zero) Volts during, for example, program operations. A −2 V charge pump is activated to generate the −2 V signal during operations requiring 0 Volt bitline voltages, and is turned off during all other operations.Type: GrantFiled: June 22, 2000Date of Patent: May 15, 2001Assignee: Xilinx, Inc.Inventors: Farshid Shokouhi, Michael G. Ahrens
-
Patent number: 6212103Abstract: A plurality of flash electrically erasable programmable read only memory (EEPROM) cells is disclosed wherein metal lines couple both the sources and the drains of the flash cells. Reading of these flash cells is accomplished by applying a positive voltage to the source and reading from the associated metal source line. A soft erase scheme for increasing the threshold voltage of over-programmed flash cells is provided that prevents the leakage caused by applying a positive voltage to the drain.Type: GrantFiled: July 28, 1999Date of Patent: April 3, 2001Assignee: Xilinx, Inc.Inventors: Michael G. Ahrens, Anders T. Dejenfelt, Qi Lin, Robert A. Olah
-
Patent number: 6112322Abstract: A circuit and method are provided for stress-testing EEPROMS by incrementally selecting and deselecting word lines. The circuit of the invention comprises a memory cell array, a set of decoders for decoding a memory address bus and controlling word lines for the memory cell array, a control circuit, and a shift register driven by the control circuit. Each bit of the shift register has the capability of overriding a group of one or more of the decoders. When the initiation signal is received by the control circuit, a state control bit is set high and is clocked through the shift register. The high bit overrides successive groups of decoders as it is shifted through the shift register, until all word lines in the memory cell array are selected. After the stress test has been performed, the state control bit is returned to zero and is cycled through the shift register on successive clock cycles, incrementally deselecting groups of word lines until all word lines are deselected.Type: GrantFiled: November 4, 1997Date of Patent: August 29, 2000Assignee: Xilinx, Inc.Inventors: Phillip H. McGibney, Michael G. Ahrens
-
Patent number: 5671234Abstract: An integrated circuit having system logic with programmable elements, decoding logic coupled to the programmable elements for addressing the programmable elements and a plurality of input/output buffer circuits for passing signals between the system logic and the exterior of the integrated circuit through input/output terminals is disclosed. Each input/output buffer circuit comprises an output driver stage having an output terminal connected to an input/output terminal; and a plurality of cells, each cell having a multiplexer, a flip-flop connected to an output terminal of the first multiplexer for storing a signal from the first multiplexer, a latch connected to an output terminal of the flip-flop for storing a signal from the flip-flop, and a second multiplexer connected to an output terminal of the latch.Type: GrantFiled: June 17, 1993Date of Patent: September 23, 1997Assignee: Crosspoint Solutions, Inc.Inventors: Christopher E. Phillips, Michael G. Ahrens, Joseph G. Nolan, III, Laurence H. Cooke
-
Patent number: 5652527Abstract: An input/output circuit for increasing immunity to voltage spikes from voltage supplies is provided. The circuit includes a first pair of transistors each having their drains connected to an output terminal and their sources connected to voltage supplies. A mechanism is connected to electrically separated voltage supplies to alternately turn on one of the first pair of transistors responsive to an input signal. A transistor is utilized to provide feedback to limit the rise in a ground voltage supply as occurs during ground bounce.Type: GrantFiled: June 6, 1995Date of Patent: July 29, 1997Assignee: Crosspoint SolutionsInventors: Christopher E. Phillips, Michael G. Ahrens, Joseph G. Nolan, III, Laurence H. Cooke
-
Patent number: 5629636Abstract: An improved RAM-logic tile (RLT) for use in a field programmable gate array (FPGA) is presented. The RLTs are located at the intersection of global horizontal and vertical lines. Wiring segments run locally between RLTs and contain programmable antifuses for connecting segments within an RLT and to neighboring RLTs. The RLTs are implemented with transmission gates and can be efficiently configured into a memory structure and/or logic device.Type: GrantFiled: August 1, 1995Date of Patent: May 13, 1997Assignee: Crosspoint Solutions, Inc.Inventor: Michael G. Ahrens
-
Patent number: 5534798Abstract: An integrated circuit having system logic with programmable elements, decoding logic coupled to the programmable elements for addressing the programmable elements and a plurality of input/output buffer circuits for passing signals between the system logic and the exterior of the integrated circuit through input/output terminals is disclosed. Each input/output buffer circuit comprises an output driver stage having an output terminal connected to an input/output terminal; and a plurality of cells, each cell having a multiplexer, a flip-flop connected to an output terminal of the first multiplexer for storing a signal from the first multiplexer, a latch connected to an output terminal of the flip-flop for storing a signal from the flip-flop, and a second multiplexer connected to an output terminal of the latch.Type: GrantFiled: June 6, 1995Date of Patent: July 9, 1996Assignee: Crosspoint Solutions, Inc.Inventors: Christopher E. Phillips, Michael G. Ahrens, Joseph G. Nolan, III, Laurence H. Cooke
-
Patent number: 5465055Abstract: An improved RAM-logic tile (RLT) for use in a field programmable gate array (FPGA) is presented. The RLTs are located at the intersection of global horizontal and vertical lines. Wiring segments run locally between RLTs and contain programmable antifuses for connecting segments within an RLT and to neighboring RLTs. The RLTs are implemented with transmission gates and can be efficiently configured into a memory structure and/or logic device.Type: GrantFiled: October 19, 1994Date of Patent: November 7, 1995Assignee: Crosspoint Solutions, Inc.Inventor: Michael G. Ahrens
-
Patent number: 5453696Abstract: The present invention provides for an embedded test circuit in an integrated circuit. The integrated circuit has a plurality of conducting line segments and fuse elements therebetween with each fuse element selectively connectable in series through the crossing line segments and programming circuits between a pair of programming terminals. Each fuse element is also associated with a pair of test lines with each test line connected to one of the line segments having the fuse element between the test lines. Each test line pair is selectively connectable to a pair of test terminals. The resistance of a selected fuse element is measured by selectively passing a current between the first and second programming terminals through the selected fuse element and selectively measuring a voltage drop across the selected fuse element through the pair of test terminals.Type: GrantFiled: February 1, 1994Date of Patent: September 26, 1995Assignee: Crosspoint Solutions, Inc.Inventors: William R. Becker, Michael G. Ahrens