Patents by Inventor Michael G. Fung
Michael G. Fung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5950223Abstract: A memory is modified so that read and write data are transferred on both rising and falling edges of a timing signal, thereby essentially doubling the data transfer rate from memory. In one embodiment, a dual-edge extended data out (DE.sup.2 DO) memory includes modified and improved circuits and operating methods, as compared to a standard extended data out (EDO) memory, so that read and write data are transferred on both rising and falling edges of a timing signal. In a described embodiment, DE.sup.2 DO dynamic RAM (DRAM) reads and writes data on the rising and falling edges of a column address strobe (CAS) timing signal. By transferring data on both the rising and falling edges of the timing signal, the data transfer rate to and from the memory is effectively doubled.Type: GrantFiled: June 19, 1997Date of Patent: September 7, 1999Assignee: Silicon Magic CorporationInventors: Paul M-Bhor Chiang, Michael G. Fung
-
Patent number: 5808952Abstract: A system and method for automatically refreshing a dynamic random access memory is disclosed. The system comprises a timer, a trigger, and refresh generation means coupled to the timer and the trigger. The timer provides a first refresh rate. The first refresh rate is a required number of refreshes for a particular interval of time. The trigger provides a trigger signal. The trigger signal is a periodic signal. The refresh generation provide a plurality of refreshes at a second refresh rate in response to the trigger signal. The system functions such that the second refresh rate adapts to the first refresh rate.Type: GrantFiled: October 28, 1996Date of Patent: September 15, 1998Assignee: Silicon Magic CorporationInventors: Michael G. Fung, Fukuji D. Sugie
-
Patent number: 5748552Abstract: A system and method for a dynamic random access memory. The dynamic random access memory further comprises a memory block and a plurality of data lines. The memory block further comprises a plurality of memory cells. The plurality of memory cells are arranged into a plurality of rows and a plurality of columns. The plurality of data lines is proportional to the plurality of columns. Each of the plurality of data lines is substantially parallel to the plurality of columns.Type: GrantFiled: August 26, 1996Date of Patent: May 5, 1998Assignee: Silicon Magic CorporationInventors: Michael G. Fung, Paul M-Bhor Chiang
-
Patent number: 5125011Abstract: A system for masking bits in a configuration. The system has a bus with first and second sets of bit lines. A line from the first set is paired with aline from the second set; the paried lines are coupled to each cell in the configuration register. A logic circuit is connected to each register cell and the corresponding paired lines. Depending upon the state of the bit signal of the second set bit line, the logic circuit passes the bit signal on the first set bit line for loading into the register cell or reloads the bit line signal already in the register cell. In this manner, masking operations in the configuration register can be performed very quickly.Type: GrantFiled: August 19, 1991Date of Patent: June 23, 1992Assignee: Chips & Technologies, Inc.Inventor: Michael G. Fung
-
Patent number: 5051889Abstract: The present invention provides a memory organization scheme for a high-performance memory controller. The memory organization of the present invention combines page mode techniques and interleaving techniques to achieve high-performance.Sequential pages of memory are interleaved between memory banks so that memory accesses which are a page apart will be to two different memory banks. A page is preferably defined by a single row, with 2K columns per row defining the number of bits in a page. Accesses to bits in the same page as a previous access omit the row pre-charge cycle, thus speeding up the memory cycle. Accesses to a separate bank of memory chips from the previous access are likewise speeded up since there is no need to wait for the completion of the cycle in the previous bank before initiating the cycle in the separate bank.Type: GrantFiled: March 7, 1990Date of Patent: September 24, 1991Assignee: Chips and Technologies, IncorporatedInventors: Michael G. Fung, Justin Wang
-
Patent number: 5040153Abstract: The present invention provides a memory addressing system that can accommodate multiple size DRAMS. DRAMS of various sizes can be mixed in a variety of ways. The present invention provides a hardware register associated with each pair of banks of DRAMS. This hardware register is programmable to indicate the type of DRAMS that have been inserted in the particular memory banks and to indicate the starting address of the particular set of memory banks. Using this technique, it is necessary to insert the largest memory chips in the first memory bank. Memory chips of either size can be inserted in either set of memory banks and the information in the programmable register is used to control circuitry which appropriately modifies the accessing signals which are sent to the memory system.Type: GrantFiled: February 1, 1990Date of Patent: August 13, 1991Assignee: Chips and Technologies, IncorporatedInventors: Michael G. Fung, Justin Wang
-
Patent number: 4924375Abstract: The present invention provides a memory organization scheme for a high-performance memory controller. The memory organization of the present invention combines page mode techniques and interleaving techniques to achieve high-performance.Sequential pages of memory are interleaved between memory banks so that memory accesses which are a page apart will be to two different memory banks. A page is preferably defined by a single row, with 2K columns per row defining the number of bits in a page. Accesses to bits in the same page as a previous access omit the row pre-charge cycle, thus speeding up the memory cycle. Accesses to a separate bank of memory chips from the previous access are likewise speeded up since there is no need to wait for the completion of the cycle in the previous bank before initiating the cycle in the separate bank.Type: GrantFiled: October 23, 1987Date of Patent: May 8, 1990Assignee: Chips and Technologies, Inc.Inventors: Michael G. Fung, Justin Wang
-
Patent number: 4899272Abstract: The present invention provides a memory addressing system that can accommodate multiple size DRAMS. DRAMS of various sizes can be mixed in a variety of ways. The present invention provides a hardware register associated with each pair of banks of DRAMS. This hardware register is programmable to indicate the type of DRAMS that have been inserted in the particular memory banks and to indicate the starting address of the particular set of memory banks. Using this technique, it is not necessary to insert the largest memory chips in the first memory bank. Memory chips of either size can be inserted in either set of memory banks and the information in the programmable register is used to control circuitry which appropriately modifies the accessing signals which are sent to the memory system.Type: GrantFiled: October 23, 1987Date of Patent: February 6, 1990Assignee: Chips & Technologies, Inc.Inventors: Michael G. Fung, Justin Wang