Patents by Inventor Michael Grassi
Michael Grassi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11797311Abstract: Devices and techniques for asynchronous pipeline merging are described herein. An apparatus, includes a memory controller, which includes merge circuitry; where the memory controller chiplet is configured to perform operations including those to: perform a bitwise logical operation on a first logging bit vector and a second logging bit vector to obtain a result vector, wherein the first logging bit vector is associated with a first pipeline and the second logging bit vector is associated with a second pipeline, and wherein bits in respective index positions of the first and second logging bit vectors represent transactions; select a completed transaction from the result vector using a round-robin technique; and forward the completed transaction from the set of completed transactions to an output pipeline.Type: GrantFiled: September 8, 2022Date of Patent: October 24, 2023Assignee: Micron Technology, Inc.Inventor: Michael Grassi
-
Publication number: 20230288044Abstract: A light-emitting diode (LED) lighting fixture includes a substrate and a plurality of LED clusters disposed on the substrate in a plane in which two orthogonal axes defining a two-dimension coordinate system is disposed. At least two of the LED clusters have orientations which are relatively angularly displaced within the two-dimensional coordinate system.Type: ApplicationFiled: March 7, 2023Publication date: September 14, 2023Applicant: LMPG Inc.Inventors: David Michael Grassi, Isabelle Rivard
-
Patent number: 11722138Abstract: A chiplet system comprises an interposer including interconnect and multiple chiplets arranged on the interposer and interconnected using the interconnect of the interposer. The multiple chiplets include a throttle level bus source chiplet including a throttle level bus drive interface configured to place a throttle level value onto the throttle level bus, and one or more throttle level bus receiver chiplets operatively coupled to the throttle level bus. Each chiplet of the multiple chiplets includes throttling logic circuitry configured to set a throttle level of a chiplet according to the throttle level value.Type: GrantFiled: October 20, 2020Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Dean E. Walker, Tony Brewer, David Patrick, Michael Grassi, Bryan Hornung
-
Patent number: 11714655Abstract: Devices and techniques for pipeline merging in a circuit are described herein. A parallel pipeline result can be obtained for a transaction index of a parallel pipeline. Here, the parallel pipeline is one of several parallel pipelines that share transaction indices. An element in a vector can be marked. The element corresponds to the transaction index. The vector is one of several vectors respectively assigned to the several parallel pipelines. Further each element in the several vectors corresponds to a possible transaction index with respective elements between vectors corresponding to the same transaction index. Elements between the several vectors that correspond to the same transaction index can be compared to determine when a transaction is complete. In response to the transaction being complete, the result can be released to an output buffer in response to the transaction being complete.Type: GrantFiled: August 3, 2022Date of Patent: August 1, 2023Assignee: Micron Technology, Inc.Inventor: Michael Grassi
-
Publication number: 20230004398Abstract: Devices and techniques for asynchronous pipeline merging are described herein. An apparatus, includes a memory controller, which includes merge circuitry; where the memory controller chiplet is configured to perform operations including those to: perform a bitwise logical operation on a first logging bit vector and a second logging bit vector to obtain a result vector, wherein the first logging bit vector is associated with a first pipeline and the second logging bit vector is associated with a second pipeline, and wherein bits in respective index positions of the first and second logging bit vectors represent transactions; select a completed transaction from the result vector using a round-robin technique; and forward the completed transaction from the set of completed transactions to an output pipeline.Type: ApplicationFiled: September 8, 2022Publication date: January 5, 2023Inventor: Michael Grassi
-
Publication number: 20220417181Abstract: Devices and techniques for packet arbitration for buffered packets in a network device are described herein. A packet can be received at an input of the network device. The packet can be placed in a buffer for the input and a characteristic of the packet can be obtained. A record for the packet, that includes the characteristic, is written into a data structure that is independent of the buffer. Arbitration, based on the characteristic of the packet in the record, can then be performed among multiple packets to select a next packet from the buffer for delivery to an output.Type: ApplicationFiled: August 29, 2022Publication date: December 29, 2022Inventors: Tony Brewer, Kirk D. Pospesel, Michael Grassi
-
Publication number: 20220374242Abstract: Devices and techniques for pipeline merging in a circuit are described herein. A parallel pipeline result can be obtained for a transaction index of a parallel pipeline. Here, the parallel pipeline is one of several parallel pipelines that share transaction indices. An element in a vector can be marked. The element corresponds to the transaction index. The vector is one of several vectors respectively assigned to the several parallel pipelines. Further each element in the several vectors corresponds to a possible transaction index with respective elements between vectors corresponding to the same transaction index. Elements between the several vectors that correspond to the same transaction index can be compared to determine when a transaction is complete. In response to the transaction being complete, the result can be released to an output buffer in response to the transaction being complete.Type: ApplicationFiled: August 3, 2022Publication date: November 24, 2022Inventor: Michael Grassi
-
Patent number: 11467845Abstract: Devices and techniques for asynchronous pipeline merging are described herein. An apparatus, includes a memory controller, which includes merge circuitry; where the memory controller chiplet is configured to perform operations including those to: perform a bitwise logical operation on a first logging bit vector and a second logging bit vector to obtain a result vector, wherein the first logging bit vector is associated with a first pipeline and the second logging bit vector is associated with a second pipeline, and wherein bits in respective index positions of the first and second logging bit vectors represent transactions; select a completed transaction from the result vector using a round-robin technique; and forward the completed transaction from the set of completed transactions to an output pipeline.Type: GrantFiled: October 20, 2020Date of Patent: October 11, 2022Assignee: Micron Technology, Inc.Inventor: Michael Grassi
-
Patent number: 11455011Abstract: Disclosed herein is a modular computing device that provides a user options to upgrade an existing computing device as improved expansion units become available without rendering the underlying base unit obsolete. The base unit of the modular computing device receives high-voltage AC power and one or more power supplies within the base unit converts the AC power to low-voltage DC power that is consumed within the base unit. An AC power transfer unit transfers AC power from the base unit to an expansion unit installed within an expansion dock of the base unit. One or more power supplies within the expansion unit convert the received AC power to low-voltage DC power that is consumed within the expansion unit.Type: GrantFiled: February 27, 2017Date of Patent: September 27, 2022Assignee: Microsoft Technology Licensing, LLCInventors: Peter A. Atkinson, James Adam Hunter, Eric O. Mejdrich, Russell Hoover, Jay Tsao, Gregory M. Daly, Michael Grassi
-
Patent number: 11431653Abstract: Devices and techniques for packet arbitration for buffered packets in a network device are described herein. A packet can be received at an input of the network device. The packet can be placed in a buffer for the input and a characteristic of the packet can be obtained. A record for the packet, that includes the characteristic, is written into a data structure that is independent of the buffer. Arbitration, based on the characteristic of the packet in the record, can then be performed among multiple packets to select a next packet from the buffer for delivery to an output.Type: GrantFiled: October 20, 2020Date of Patent: August 30, 2022Assignee: Micron Technology, Inc.Inventors: Tony Brewer, Kirk D. Pospesel, Michael Grassi
-
Patent number: 11409533Abstract: Devices and techniques for pipeline merging in a circuit are described herein. A parallel pipeline result can be obtained for a transaction index of a parallel pipeline. Here, the parallel pipeline is one of several parallel pipelines that share transaction indices. An element in a vector can be marked. The element corresponds to the transaction index. The vector is one of several vectors respectively assigned to the several parallel pipelines. Further each element in the several vectors corresponds to a possible transaction index with respective elements between vectors corresponding to the same transaction index. Elements between the several vectors that correspond to the same transaction index can be compared to determine when a transaction is complete. In response to the transaction being complete, the result can be released to an output buffer in response to the transaction being complete.Type: GrantFiled: October 20, 2020Date of Patent: August 9, 2022Assignee: Micron Technology, Inc.Inventor: Michael Grassi
-
Patent number: 11390346Abstract: A shaft characterized by its length to diameter ratio being less than about 1.75 having a drive connection at one end where the wall thickness of the shaft is selected to be thick enough to avoid ellipticalization strain error in torsional measurement of less than 5%. One specific application is for a crankset spindle that can be used to measure a cyclist right, left, and total leg torque.Type: GrantFiled: January 25, 2019Date of Patent: July 19, 2022Inventor: Michael Grassi
-
Patent number: 11391552Abstract: In some examples, a charge holder for a grenade has an envelope made from one or more layers of a sheet material to define an interior volume to receive a charge having a charge volume less than or equal to the interior volume and a neck configured to connect to a flashbang grenade body, wherein a ratio of a charge volume of the interior volume to an envelope material volume is about 5.0 or greater.Type: GrantFiled: August 15, 2019Date of Patent: July 19, 2022Inventor: Michael Grassi
-
Patent number: 11365534Abstract: Hydraulic devices used to control timing, direction, and velocity of fluid flow are disclosed. The hydraulic device includes a flush valve. The flush valve includes one or more venturi that assist in moving the fluid through flush valve. A manifold includes a housing defining a piston cavity and a piston. The piston is moveable within the piston cavity by a piston actuator between a first position and a second position. A manifold inlet defined by the housing is configured to receive a first fluid from a supply line and is in fluid communication with the piston cavity. A manifold outlet is defined by the housing and is in fluid communication with the piston cavity in. In the first position, the piston prevents fluid communication between the manifold inlet and the manifold outlet through the piston cavity. In the second position, the manifold inlet is in fluid communication with the manifold outlet such that the first fluid can flow from the supply line to the manifold outlet through the piston cavity.Type: GrantFiled: May 8, 2020Date of Patent: June 21, 2022Inventors: Jeffrey Dirkers, Michael Grassi
-
Publication number: 20220121577Abstract: Devices and techniques for asynchronous pipeline merging are described herein. An apparatus, includes a memory controller, which includes merge circuitry; where the memory controller chiplet is configured to perform operations including those to: perform a bitwise logical operation on a first logging bit vector and a second logging bit vector to obtain a result vector, wherein the first logging bit vector is associated with a first pipeline and the second logging bit vector is associated with a second pipeline, and wherein bits in respective index positions of the first and second logging bit vectors represent transactions; select a completed transaction from the result vector using a round-robin technique; and forward the completed transaction from the set of completed transactions to an output pipeline.Type: ApplicationFiled: October 20, 2020Publication date: April 21, 2022Inventor: Michael Grassi
-
Publication number: 20220123752Abstract: A chiplet system comprises an interposer including interconnect and multiple chiplets arranged on the interposer and interconnected using the interconnect of the interposer. The multiple chiplets include a throttle level bus source chiplet including a throttle level bus drive interface configured to place a throttle level value onto the throttle level bus, and one or more throttle level bus receiver chiplets operatively coupled to the throttle level bus. Each chiplet of the multiple chiplets includes throttling logic circuitry configured to set a throttle level of a chiplet according to the throttle level value.Type: ApplicationFiled: October 20, 2020Publication date: April 21, 2022Inventors: Dean E. Walker, Tony Brewer, David Patrick, Michael Grassi, Bryan Hornung
-
Publication number: 20220124051Abstract: Devices and techniques for packet arbitration for buffered packets in a network device are described herein. A packet can be received at an input of the network device. The packet can be placed in a buffer for the input and a characteristic of the packet can be obtained. A record for the packet, that includes the characteristic, is written into a data structure that is independent of the buffer. Arbitration, based on the characteristic of the packet in the record, can then be performed among multiple packets to select a next packet from the buffer for delivery to an output.Type: ApplicationFiled: October 20, 2020Publication date: April 21, 2022Inventors: Tony Brewer, Kirk D. Pospesel, Michael Grassi
-
Publication number: 20220121449Abstract: Devices and techniques for pipeline merging in a circuit are described herein. A parallel pipeline result can be obtained for a transaction index of a parallel pipeline. Here, the parallel pipeline is one of several parallel pipelines that share transaction indices. An element in a vector can be marked. The element corresponds to the transaction index. The vector is one of several vectors respectively assigned to the several parallel pipelines. Further each element in the several vectors corresponds to a possible transaction index with respective elements between vectors corresponding to the same transaction index. Elements between the several vectors that correspond to the same transaction index can be compared to determine when a transaction is complete. In response to the transaction being complete, the result can be released to an output buffer in response to the transaction being complete.Type: ApplicationFiled: October 20, 2020Publication date: April 21, 2022Inventor: Michael Grassi
-
Publication number: 20220064925Abstract: Hydraulic devices used to control timing, direction, and velocity of fluid flow are disclosed. The hydraulic device includes a flush valve. The flush valve includes one or more venturi that assist in moving the fluid through flush valve. A manifold includes a housing defining a piston cavity and a piston. The piston is moveable within the piston cavity by a piston actuator between a first position and a second position. A manifold inlet defined by the housing is configured to receive a first fluid from a supply line and is in fluid communication with the piston cavity. A manifold outlet is defined by the housing and is in fluid communication with the piston cavity in. In the first position, the piston prevents fluid communication between the manifold inlet and the manifold outlet through the piston cavity. In the second position, the manifold inlet is in fluid communication with the manifold outlet such that the first fluid can flow from the supply line to the manifold outlet through the piston cavity.Type: ApplicationFiled: October 19, 2021Publication date: March 3, 2022Inventors: Jeffrey Dirkers, Michael Grassi
-
Patent number: 11169848Abstract: A computer implemented method and system for managing power in a 3D chip stack formed of multiple memory layers each having a plurality memory banks and a plurality of Through-Silicon-Vias (TSVs) connecting the memory banks. The TSVs are arranged in a plurality of subsets, each subset of TSVs connecting a corresponding vertical stack of memory banks aligned across a plurality of memory layers. The method includes determining a power delivery budget for each subset of TSVs connecting the corresponding vertical stack of memory banks based on memory requests, keeping track of memory requests to the memory banks of each vertical stack of memory banks and scheduling the memory requests to the memory banks of each vertical stack of memory banks based on the power budget. The memory controller is configured with a scorecard scheduler to manage the memory requests based on the power budget.Type: GrantFiled: January 14, 2020Date of Patent: November 9, 2021Assignee: International Business Machines CorporationInventors: Philip Jacob, James P. Coghlan, Michael Grassi, Kirk Pospesel, Marcel Schaal, Douglas J. Joseph