Patents by Inventor Michael I. Davies
Michael I. Davies has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210304005Abstract: A neuromorphic computing apparatus has a network of neuromorphic cores, with each core including an input axon and a plurality of neurons having synapses. The input axon is associated with an input data store to store an input trace representing a time series of filtered pre-synaptic spike events, and accessible by the synapses of the plurality of neurons of the core. Each neuron includes at least one dendritic compartment to store and process variables representing a dynamic state of the neuron. Each compartment is associated with a compartment-specific data store to store an output trace representing a time series of filtered post-synaptic spike events. Each neuron includes a learning engine to apply a set of one or more learning rules based on the pre-synaptic and post-synaptic spike events to produce an adjustment of parameters of a corresponding synapse to those spike events.Type: ApplicationFiled: June 14, 2021Publication date: September 30, 2021Inventors: Michael I. Davies, Andrew M. Lines
-
Patent number: 11037054Abstract: A neuromorphic computing apparatus has a network of neuromorphic cores, with each core including an input axon and a plurality of neurons having synapses. The input axon is associated with an input data store to store an input trace representing a time series of filtered pre-synaptic spike events, and accessible by the synapses of the plurality of neurons of the core. Each neuron includes at least one dendritic compartment to store and process variables representing a dynamic state of the neuron. Each compartment is associated with a compartment-specific data store to store an output trace representing a time series of filtered post-synaptic spike events. Each neuron includes a learning engine to apply a set of one or more learning rules based on the pre-synaptic and post-synaptic spike events to produce an adjustment of parameters of a corresponding synapse to those spike events.Type: GrantFiled: December 20, 2016Date of Patent: June 15, 2021Assignee: Intel CorporationInventors: Michael I Davies, Andrew M Lines
-
Patent number: 10956811Abstract: System and techniques for variable epoch spike train filtering are described herein. A spike trace storage may be initiated for an epoch. Here, the spike trace storage is included in a neural unit of neuromorphic hardware. Multiple spikes may be received at the neural unit during the epoch. The spike trace storage may be incremented for each of the multiple spikes to produce a count of received spikes. An epoch learning event may be obtained and a spike trace may be produced in response to the epoch learning event using the count of received spikes in the spike trace storage. Network parameters of the neural unit may be modified using the spike trace.Type: GrantFiled: July 31, 2017Date of Patent: March 23, 2021Assignee: Intel CorporationInventors: Michael I. Davies, Tsung-Han Lin
-
Patent number: 10867238Abstract: An electronic neuromorphic core processor circuit and related method include a dendrite circuit comprising an input that receives an input spike message having an associated input identifier that identifies a distribution set of dendrite compartments. A synapse map provides a mapping of the received identifier to a synapse configuration in the memory. A synapse configuration circuit associates the identifier with a set of synaptic connections, possibly shared hierarchically over populations of neurons defined implicitly by the mapping structures, that are read from the memory. The synaptic connections determine n-tuple information comprising a dendrite ID, a weight, and a network delay time. A dendrite accumulator circuit accumulates weight values scheduled at the appropriate future time as identified by the n-tuple information and maps them to a soma compartment.Type: GrantFiled: December 20, 2016Date of Patent: December 15, 2020Assignee: Intel CorporationInventor: Michael I. Davies
-
Patent number: 10824937Abstract: An electronic neuromorphic core processor circuit and related method include a processor, an electronic memory, and a dendrite circuit comprising an input circuit that receives an input spike message having an associated input identifier that identifies a distribution set of dendrite compartments. A synapse map table provides a mapping of the received identifier to a synapse configuration in the memory. A synapse configuration circuit comprises a routing list that is a set of synaptic connections related to the set of dendrite compartments, each being n-tuple information comprising a dendriteID and a weight stored in the memory. The synapse configuration circuit associates the identifier with the set of synaptic connections, a dendrite accumulator comprising a weighting array. It accumulates weight values within a dendritic compartment identified by the dendriteID and based on the n-tuple information associated with the set of synaptic connections associated with the identifier.Type: GrantFiled: December 20, 2016Date of Patent: November 3, 2020Assignee: Intel CorporationInventor: Michael I. Davies
-
Patent number: 10810488Abstract: Systems and methods may include neuromorphic traffic control, such as between cores on a chip or between cores on different chips. The neuromorphic traffic control may include a plurality of routers organized in a mesh to transfer messages; and a plurality of neuron cores connected to the plurality of routers, the neuron cores in the plurality of neuron cores to advance in discrete time-steps, send spike messages to other neuron cores in the plurality of neuron cores during a time-step, and send barrier messages.Type: GrantFiled: December 20, 2016Date of Patent: October 20, 2020Assignee: Intel CorporationInventors: Michael I Davies, Andrew M Lines, Jonathan Tse
-
Publication number: 20190034782Abstract: System and techniques for variable epoch spike train filtering are described herein. A spike trace storage may be initiated for an epoch. Here, the spike trace storage is included in a neural unit of neuromorphic hardware. Multiple spikes may be received at the neural unit during the epoch. The spike trace storage may be incremented for each of the multiple spikes to produce a count of received spikes. An epoch learning event may be obtained and a spike trace may be produced in response to the epoch learning event using the count of received spikes in the spike trace storage. Network parameters of the neural unit may be modified using the spike trace.Type: ApplicationFiled: July 31, 2017Publication date: January 31, 2019Inventors: Michael I. Davies, Tsung-Han Lin
-
Publication number: 20180174026Abstract: An electronic neuromorphic core processor circuit and related method include a processor, an electronic memory, and a dendrite circuit comprising an input circuit that receives an input spike message having an associated input identifier that identifies a distribution set of dendrite compartments. A synapse map table provides a mapping of the received identifier to a synapse configuration in the memory. A synapse configuration circuit comprises a routing list that is a set of synaptic connections related to the set of dendrite compartments, each being n-tuple information comprising a dendriteID and a weight stored in the memory. The synapse configuration circuit associates the identifier with the set of synaptic connections, a dendrite accumulator comprising a weighting array. It accumulates weight values within a dendritic compartment identified by the dendriteID and based on the n-tuple information associated with the set of synaptic connections associated with the identifier.Type: ApplicationFiled: December 20, 2016Publication date: June 21, 2018Inventor: Michael I. Davies
-
Publication number: 20180174033Abstract: An electronic neuromorphic core processor circuit and related method include a dendrite circuit comprising an input that receives an input spike message having an associated input identifier that identifies a distribution set of dendrite compartments. A synapse map provides a mapping of the received identifier to a synapse configuration in the memory. A synapse configuration circuit associates the identifier with a set of synaptic connections, possibly shared hierarchically over populations of neurons defined implicitly by the mapping structures, that are read from the memory. The synaptic connections determine n-tuple information comprising a dendriteID, a weight, and a network delay time. A dendrite accumulator circuit accumulates weight values scheduled at the appropriate future time as identified by the n-tuple information and maps them to a soma compartment.Type: ApplicationFiled: December 20, 2016Publication date: June 21, 2018Inventor: Michael I. Davies
-
Publication number: 20180174040Abstract: A neuromorphic computing apparatus has a network of neuromorphic cores, with each core including an input axon and a plurality of neurons having synapses. The input axon is associated with an input data store to store an input trace representing a time series of filtered pre-synaptic spike events, and accessible by the synapses of the plurality of neurons of the core. Each neuron includes at least one dendritic compartment to store and process variables representing a dynamic state of the neuron. Each compartment is associated with a compartment-specific data store to store an output trace representing a time series of filtered post-synaptic spike events. Each neuron includes a learning engine to apply a set of one or more learning rules based on the pre-synaptic and post-synaptic spike events to produce an adjustment of parameters of a corresponding synapse to those spike events.Type: ApplicationFiled: December 20, 2016Publication date: June 21, 2018Inventors: Michael I. Davies, Andrew M. Lines
-
Publication number: 20180174027Abstract: An electronic neural core circuit is provided, comprising a processor, and a memory. The memory comprises a plurality of neural compartments, each compartment comprising a first state variable representing a first state of the neural compartment, and a second state variable representing a second state of the neural compartment. The processor is configured to, for a first neural compartment: receive a synaptic input, perform first and second state variable operations, join operations utilizing input from state variables from another compartment that has been previously processed, thereby producing a join operation results, and produce a state variable output.Type: ApplicationFiled: December 20, 2016Publication date: June 21, 2018Inventor: Michael I. Davies
-
Publication number: 20180174032Abstract: Systems and methods may include neuromorphic traffic control, such as between cores on a chip or between cores on different chips. The neuromorphic traffic control may include a plurality of routers organized in a mesh to transfer messages; and a plurality of neuron cores connected to the plurality of routers, the neuron cores in the plurality of neuron cores to advance in discrete time-steps, send spike messages to other neuron cores in the plurality of neuron cores during a time-step, and send barrier messages.Type: ApplicationFiled: December 20, 2016Publication date: June 21, 2018Inventors: Michael I. Davies, Andrew M. Lines, Jonathan Tse
-
Publication number: 20180174039Abstract: Aspects of the embodiments are directed to computationally modeling a filtered temporal spike train trace in the digital domain. A current value of the trace, and a parameter defining temporal behavior of the trace, are each stored. A decay function of the trace is computed based on the parameter and on passage of discrete time increments. Stimulus signaling is received, and an input response function of the trace is computed based on the stimulus signaling. A stochastic computation of the trace decay function may be performed based on a generated randomization value. In some embodiments, a delayed computation of the trace decay function may be performed.Type: ApplicationFiled: December 20, 2016Publication date: June 21, 2018Inventor: Michael I Davies
-
Patent number: 6961863Abstract: An interface for use between an asynchronous domain and a synchronous domain is described. The asynchronous domain is characterized by transmission of data in accordance with a delay-insensitive handshake protocol. The synchronous domain is characterized by transmission of data in accordance with transitions of a clock signal. The interface includes a datapath operable to transfer a data token between the domains. The interface also includes control circuitry operable to enable transfer of the data token via the datapath in response to a transition of the clock signal and at least one completion of the handshake protocol.Type: GrantFiled: October 25, 2002Date of Patent: November 1, 2005Assignee: Fulcrum Microsystems Inc.Inventors: Michael I. Davies, Andrew Lines, Robert Southworth
-
Patent number: 6950959Abstract: An interface for use between an asynchronous domain and a synchronous domain is described. The asynchronous domain is characterized by transmission of data in accordance with a delay-insensitive handshake protocol. The synchronous domain is characterized by transmission of data in accordance with transitions of a clock signal. The interface includes a datapath operable to transfer a data token between the domains. The interface also includes control circuitry operable to enable transfer of the data token via the datapath in response to a transition of the clock signal and at least one completion of the handshake protocol.Type: GrantFiled: August 1, 2002Date of Patent: September 27, 2005Assignee: Fulcrum Microystems Inc.Inventors: Michael I. Davies, Andrew Lines, Robert Southworth
-
Publication number: 20030165158Abstract: An interface for use between an asynchronous domain and a synchronous domain is described. The asynchronous domain is characterized by transmission of data in accordance with a delay-insensitive handshake protocol. The synchronous domain is characterized by transmission of data in accordance with transitions of a clock signal. The interface includes a datapath operable to transfer a data token between the domains. The interface also includes control circuitry operable to enable transfer of the data token via the datapath in response to a transition of the clock signal and at least one completion of the handshake protocol.Type: ApplicationFiled: October 25, 2002Publication date: September 4, 2003Applicant: Fulcrum Microsystems Inc.Inventors: Michael I. Davies, Andrew Lines, Robert Southworth
-
Publication number: 20030159078Abstract: An interface for use between an asynchronous domain and a synchronous domain is described. The asynchronous domain is characterized by transmission of data in accordance with a delay-insensitive handshake protocol. The synchronous domain is characterized by transmission of data in accordance with transitions of a clock signal. The interface includes a datapath operable to transfer a data token between the domains. The interface also includes control circuitry operable to enable transfer of the data token via the datapath in response to a transition of the clock signal and at least one completion of the handshake protocol.Type: ApplicationFiled: August 1, 2002Publication date: August 21, 2003Applicant: Fulcrum Microsystems Inc.Inventors: Michael I. Davies, Andrew Lines, Robert Southworth