Patents by Inventor Michael Ian Davis

Michael Ian Davis has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 4103329
    Abstract: Hardware facilities are described whereby the handling of data represented by variable length fields of bits may be made faster, use less storage and be less prone to errors in programming. The bit fields are handled independently of the natural storage addressing elements and boundaries. Data may be packed into main storage with the highest efficiency, and manipulated with a fast and efficient hardware instruction set.
    Type: Grant
    Filed: December 28, 1976
    Date of Patent: July 25, 1978
    Assignee: International Business Machines Corporation
    Inventors: Michael Ian Davis, Robert Allen Hood, Gary Wayne Mayes
  • Patent number: 4047161
    Abstract: A data processing system is described which has multiple sets of registers each of which is capable of autonomously controlling a common storage and common arithmetic and logic control circuits to execute respective tasks of a program. Level status blocks (LSBs), each assigned to a respective task, are held in main storage; and each contains such address and status data as is required for task execution in a controlled environment.
    Type: Grant
    Filed: April 30, 1976
    Date of Patent: September 6, 1977
    Assignee: International Business Machines Corporation
    Inventor: Michael Ian Davis
  • Patent number: 4042913
    Abstract: The disclosure describes instruction operated controls for loading or storing address key values into or from one or more address key register sections in a key-register-controlled addressing system. The controls load or store one or all key register sections of an address key register (AKR) in a processor from or to a word in either a main memory or a general purpose register (GPR). Both the load or store controls are operated by the same instruction format, in which one field indicates whether the operation is to be a load or store of the designated AKR section(s). Another field designates one AKR section, or all AKR sections, which are to be loaded or stored. A still further field designates whether the operation is to be from or to main memory or a GPR. The disclosure provides circuits which operate with microcode to perform these operations.
    Type: Grant
    Filed: April 30, 1976
    Date of Patent: August 16, 1977
    Assignee: International Business Machines Corporation
    Inventors: Richard Eugene Birney, Michael Ian Davis, Lynn Allan Graybiel, Robert Allen Hood, Samuel Kahn, William Steese Osborne
  • Patent number: 4041462
    Abstract: A data processing system is described wherein, during linkage to a subroutine, by a single machine instruction, a complete status save and the assignment of a dynamic work area are effected. By another single machine instruction the process is reversed. The elements of the complete machine status and the dynamic work area are retained in a hardware controlled stack, thus permitting nesting of the subroutine calls.
    Type: Grant
    Filed: April 30, 1976
    Date of Patent: August 9, 1977
    Assignee: International Business Machines Corporation
    Inventors: Michael Ian Davis, Gary Wayne Mayes, Thomas Stephen McDermott, Larry Edward Wise
  • Patent number: 4038642
    Abstract: The interface between I/O control logic, or channel, and peripheral devices permits simultaneous transfer of command, device address, and data, and includes logic in a peripheral device control unit for dynamic change of the attached peripheral device interrupt priority level while the device may be executing a prior command. The I/O control logic includes means for initiating serial poll signalling while other transfers are taking place on the interface.
    Type: Grant
    Filed: April 30, 1976
    Date of Patent: July 26, 1977
    Assignee: International Business Machines Corporation
    Inventors: Max Abbott Bouknecht, Michael Ian Davis, Louis Peter Vergari
  • Patent number: 4038645
    Abstract: Combines a storage protect key stack with an access key register (AKR) and active access key (AAK) select circuits. Storage key entries in the stack correspond to the physical blocks in main memory. This combination can provide storage protection for different storage access types within address sub-ranges in the main memory associated with respective access keys. The sub-ranges are blocks of addresses within the full range of addresses of the physical memory. The protect key operation applies to physical addresses, and it obtains system addressing compatibility with an address translation operation using the same access keys as address keys with program logical addresses.Special features include a shared protect key, which need not be loaded in the AKR, to make specified sub-range(s) shareable by all users of the system, so that any user can access the blocks in memory associated with the shared protect key.
    Type: Grant
    Filed: April 30, 1976
    Date of Patent: July 26, 1977
    Assignee: International Business Machines Corporation
    Inventors: Richard Eugene Birney, Michael Ian Davis
  • Patent number: 4037214
    Abstract: A plurality of key register sections in a processor respectively associated with different machine-sensed types of accesses to a main storage of a computer system. A processor address key register (AKR) includes the following sections: (1) a section associated with an instruction-fetch type access, (2) a section associated with a source-operand fetch type access, and (3) a section associated with a sink-operand store/fetch type access. Other key register sections may be associated with respective sub-channel store/fetch type accesses. Circuits are provided which sense the different access types to select and outgate a key contained in the corresponding key register section.The values of the keys are associated with different addressabilities (i.e. address spaces). Each different key value is associated with a different stack of translation registers for containing the block addresses in real storage currently assigned to the respective addressabilities.
    Type: Grant
    Filed: April 30, 1976
    Date of Patent: July 19, 1977
    Assignee: International Business Machines Corporation
    Inventors: Richard Eugene Birney, Michael Ian Davis, Robert Allen Hood
  • Patent number: 4037215
    Abstract: Active address keys (AAK) are translated into respective addressabilities in physical main memory. Each addressability comprises one or more physical blocks which may be scattered in the main memory. Each address key represents the assigned addressability in main memory for a logical address space. Plural key register sections may be loaded with the same or different address keys. For each storage access request, received from a processor or I/O channel, AAK select circuits outgate to the translator the key in the key register section corresponding to the type of the current storage access request to determine the addressability available to the access request. Each address key identifies a particular stack of one or more segmentation registers. Each segmentation register can be assigned the address of any segment (i.e. a block of contiguous physical addresses located anywhere in the main memory). Each segmentation register also has validity and read-only flag bits for its assigned block.
    Type: Grant
    Filed: April 30, 1976
    Date of Patent: July 19, 1977
    Assignee: International Business Machines Corporation
    Inventors: Richard Eugene Birney, Michael Ian Davis, Robert Allen Hood, Lynn Allan Graybiel, Samuel Kahn, William Steese Osborne
  • Patent number: 4035779
    Abstract: System mode controls for obtaining limited addressability for supervisor programming operations without disturbing a user address key currently contained in a user key register (UKR).The mode controls are provided by bits in a system register called a level status register (LSR), which include an APM bit, and a supervisor state bit. The largest supervisor addressability is obtained when both the APM and supervisor state bits are set on, which permits execution of a supervisor program which can access user data and programs. In more detail, each instruction fetch must be in the supervisor key area, identified by a predetermined supervisor key value which is not in the UKR, while each operand of the fetched supervisor instruction is accessed in the user key area identified by the current key in the UKR. The supervisor is not permitted to access any user area which does not have its key in the UKR. Thus, the supervisor can be prevented from having addressability over part or all of the main memory.
    Type: Grant
    Filed: April 30, 1976
    Date of Patent: July 12, 1977
    Assignee: International Business Machines Corporation
    Inventors: Richard Eugene Birney, Michael Ian Davis, Robert Allen Hood, Thomas Stephen McDermott, Larry Edward Wise