Patents by Inventor Michael J. Colwell
Michael J. Colwell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7129562Abstract: A standard cell architecture with a basic cell that spans multiple rows of the standard cell. This multi-row basic cell may be a dual-height cell that spans two rows, or it may span more than two rows. The multi-row basic cell may be intermixed in a standard cell design with smaller, single-height cells for high-density applications. The single-height cells may be used where possible and higher-drive dual-height basic cells where larger transistors are desired. Other multiple height cells may also be included if even more current is desirable. The power rail may include conductors of varying width.Type: GrantFiled: October 1, 2004Date of Patent: October 31, 2006Assignee: Virage Logic CorporationInventors: Tushar R. Gheewala, Michael J. Colwell, Henry H. Yang, Duane G. Breid
-
Patent number: 6838713Abstract: A standard cell architecture with a basic cell that spans multiple rows of the standard cell. This multi-row basic cell may be a dual-height cell that spans two rows, or it may span more than two rows. The multi-row basic cell may be intermixed in a standard cell design with smaller, single-height cells for high-density applications. The single-height cells may be used where possible and higher-drive dual-height basic cells where larger transistors are desired. Other multiple height cells may also be included if even more current is desirable. The power rail may include conductors of varying width.Type: GrantFiled: July 12, 1999Date of Patent: January 4, 2005Assignee: Virage Logic CorporationInventors: Tushar R. Gheewala, Michael J. Colwell, Henry H. Yang, Duane G. Breid
-
Patent number: 6617621Abstract: An metal programmable integrated circuit apparatus and method of manufacture and design using elevated metal layers for design-specific customization. The lower metal layer are used to form core cells and to provide power and clocking signals to the core cells. These core cell are customizable by the designer using only the upper metal layers. This new architecture allows faster turn-around time and fewer masks while keeping the time-to-market advantages of gate array structures.Type: GrantFiled: June 6, 2000Date of Patent: September 9, 2003Assignee: Virage Logic CorporationInventors: Tushar R. Gheewala, Duane G. Breid, Deepak D. Sherlekar, Michael J. Colwell
-
Patent number: 5917207Abstract: A gate array is disclosed having a programmable polysilicon layer which serves as both the gate electrodes for MOS transistors and routing lines for some connections between gate electrodes. The gate array structure is formed on a semiconductor substrate and has an array of identical base cells located in a core region of the structure. Each such base cell des the following elements: (1) a plurality of transistors, each of which includes a gate electrode; and (2) one or more gate connection strips formed on the substrate and electrically connecting selected gate electrodes of two or more of the transistors. Preferably, the gate connection strips are made from the same material as the selected gate electrodes (e.g., polysilicon) and are integrally connected therewith. The gate connection strips may patterned (i.e., programmed) to form substrate level routing between gates of various transistors.Type: GrantFiled: February 14, 1997Date of Patent: June 29, 1999Assignee: LSI Logic CorporationInventors: Michael J. Colwell, Teh-Kuin Lee, Jane C.T. Chiu, Abraham F. Yee, Stanley Wen-Chin Yeh, Gobi R. Padmanabhan
-
Patent number: 5777354Abstract: An apparatus and method of (input/output) I/O design, utilizing a predetermined relationship, whereby the outer ring area of an integrated circuit die are set aside for the I/O circuits which are contained in I/O cells. The height of the I/O cell is first reduced from the prior art cell heights, and the width of the cell is then varied according to the particular need of the circuit. When the drive strength of the I/O circuit is high, and the circuit is more complicated, a wider cell is assigned. Conversely, for a circuit that is relatively simple, a narrower cell will be assigned. Each I/O cell has one associated bonding pad which is placed directly below the starting point of that cell. The height of the cells may also be varied on each side of the chip in order to be able to place more I/O cells along one or more sides or edges of the chip.Type: GrantFiled: April 21, 1997Date of Patent: July 7, 1998Assignee: LSI Logic CorporationInventors: Gary H. Cheung, Elias Lozano, Trung Nguyen, Michael J. Colwell, Kevin Atkinson
-
Patent number: 5760428Abstract: A gate array masterslice having a minimal input/output slot and variable pad pitch architecture is disclosed. In the masterslice, many identical input/output slots ring the periphery of a semiconductor substrate and contain only the special devices necessary for input/output circuits. Each of the input/output slots include (i) a first region containing a plurality of tuning transistors of different sizes, (ii) a second region having one or more PMOS transistors, each of a size greater than any one of the plurality of tuning transistors, (iii) a third region having one or more NMOS transistors, each of a size greater than any one of the plurality of tuning transistors, and (iv) a fourth region containing one or more devices for providing electrostatic discharge protection. One to four PMOS transistors are provided in the second slot region and one to four NMOS transistors are provided in the third slot region.Type: GrantFiled: January 25, 1996Date of Patent: June 2, 1998Assignee: LSI Logic CorporationInventors: Michael J. Colwell, Stephen P. Roddy
-
Patent number: 5698873Abstract: A base cell design is disclosed, which base cell design includes ten transistor base cell design that includes (1) a first group of four n-type transistors; (2) a second group of four p-type transistors; and (3) a third group of two n-type transistors. The transistors in the first and second groups have substantially the same gate widths, while the transistors of the third group have a substantially smaller gate width. Further, the transistors of the first and second groups all have gates that are aligned in parallel with a first axis, and the transistors of the third group all have gates that are aligned in parallel with a second axis that is substantially perpendicular to the first axis. The first and second groups of transistors each contain at least one set of two transistors which are connected in series and share a source/drain region.Type: GrantFiled: March 8, 1996Date of Patent: December 16, 1997Assignee: LSI Logic CorporationInventors: Michael J. Colwell, Teh-Kuin Lee
-
Patent number: 5691218Abstract: A gate array is disclosed having a programmable polysilicon layer which serves as both the gate electrodes for MOS transistors and routing lines for some connections between gate electrodes. The gate array structure is formed on a semiconductor substrate and has an array of identical base cells located in a core region of the structure. Each such base cell includes the following elements: (1) a plurality of transistors, each of which includes a gate electrode; and (2) one or more gate connection strips formed on the substrate and electrically connecting selected gate electrodes of two or more of the transistors. Preferably, the gate connection strips are made from the same material as the selected gate electrodes (e.g., polysilicon) and are integrally connected therewith. The gate connection strips may patterned (i.e., programmed) to form substrate level routing between gates of various transistors.Type: GrantFiled: March 8, 1996Date of Patent: November 25, 1997Assignee: LSI Logic CorporationInventors: Michael J. Colwell, Teh-Kuin Lee, Jane C.T. Chiu, Abraham F. Yee, Stanley Yeh, Gobi R. Padmanabhan
-
Patent number: 5552333Abstract: An apparatus and method of (input/output) I/O design, utilizing a predetermined relationship, whereby the outer ring area of an integrated circuit die are set aside for the I/O circuits which are contained in I/O cells. The height of the I/O cell is first reduced from the prior art cell heights, and the width of the cell is then varied according to the particular need of the circuit. When the drive strength of the I/O circuit is high, and the circuit is more complicated, a wider cell is assigned. Conversely, for a circuit that is relatively simple, a narrower cell will be assigned. Each I/O cell has one associated bonding pad which is placed directly below the starting point of that cell. The height of the cells may also be varied on each side of the chip in order to be able to place more I/O cells along one or more sides or edges of the chip.Type: GrantFiled: September 16, 1994Date of Patent: September 3, 1996Assignee: LSI Logic CorporationInventors: Gary H. Cheung, Elias Lozano, Trung Nguyen, Michael J. Colwell, Kevin Atkinson