Patents by Inventor Michael Joyner
Michael Joyner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11064828Abstract: A dishware combination comprising, at least, an elevating base and a plurality of receptacles for various flatware is disclosed. The combination may further comprise a plurality of flatware rests appropriate for spoons, forks, knives, chopsticks, or the like, and the plurality of receptacles may be specifically designed to accommodate flatware appropriate to the specific dishware combination implemented. The dishware combination itself may present as a soup bowl, salad plate, coffee plate or saucer, sushi plate, drinking glass, drinking mug, or any other type of dishware. The dishware combination may further comprise the appropriate flatware itself.Type: GrantFiled: August 30, 2019Date of Patent: July 20, 2021Inventor: Michael Joyner
-
Patent number: 9445691Abstract: The present invention relates to eating utensils, such as spoons, forks and knifes that include a riser configured to elevate the distal end of the utensil when the utensil is placed in an upright or inverted position on a planar surface to avoid contamination. The riser includes a riser member having a lower curvature end integrally formed with a handle and an upper curvature end integrally formed with the working end of a spoon, fork or knife A plurality of eating utensils can be stacked one on top of the other for storage or packaging.Type: GrantFiled: April 27, 2012Date of Patent: September 20, 2016Assignee: Bly Management Limited PartnershipInventor: Michael Joyner
-
Patent number: 9259111Abstract: A pair of chopsticks is disclosed, the chopsticks consisting of an elongated body having a proximal end to be gripped by a user, and a distal end to be used for seizing a food portion. The chopsticks include a protruding element, such as a disc-shaped collar, extending radially outward from the chopstick elongated body. The protruding element is arranged closer to the eating distal end than to the gripping proximal end. Thus, when the chopsticks are set on a horizontal surface, the chopsticks rest on the proximal end and the protruding element, while the eating distal end remains elevated and separated from the surface, thereby preventing contamination of the eating distal end. The protruding element of each chopstick can be arranged at a different distance from its respective eating distal end, in order to minimize interference between the two protruding elements.Type: GrantFiled: July 3, 2014Date of Patent: February 16, 2016Assignee: Bly Management Limited PartnershipInventor: Michael Joyner
-
Patent number: 8769832Abstract: The present invention relates to eating utensils including a support configuration adapted for elevating the utensil above a horizontal surface to prevent the contamination of germs or bacteria that may linger on the surface. The eating utensils are also adapted for use by children or adults having limited motor skills or dexterity. In one embodiment, a utensil such as a fork, knife or spoon is attached to an egg-shaped member having a weighted base and designed for preventing the utensils from coming into contact with horizontal surfaces such as a table.Type: GrantFiled: March 19, 2012Date of Patent: July 8, 2014Inventor: Michael Joyner
-
Patent number: 8169517Abstract: A solid state imager converts analog pixel values to digital form on an arrayed per-column basis. An N-bit counter supplies an N-bit DAC to produce an analog ramp output with a level that varies corresponding to the contents of the counter. A latch/counter or equivalent is associated with each respective column. A clock supplies clock signal(s) to the counter elements. When the analog ramp equals the pixel value for that column, the latch/counter latches the value. The black level can be pre-set in the latch/counter or can be subtracted separately to reduce fixed pattern noise. The pixels can be oversampled for some number of times, e.g., n=16, to reduce the thermal noise of the sensors. Also, two or more pixels sharing a common sense node may be binned together, and two (or more) pixels having different integration times may be combined to obtain an output signal with enhanced dynamic range.Type: GrantFiled: October 16, 2007Date of Patent: May 1, 2012Assignee: Panavision Imaging LLCInventors: Thomas Poonnen, Jeffrey J. Zarnowski, Li Liu, Michael Joyner, Ketan V. Karia
-
Patent number: 7554067Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangement minimizes color cross talk. An array of microlenses is situated with each microlens covering a plurality of the pixels. The different pixels under each microlens can be aligned along a diagonal. The different pixels under the same microlens can have different integration times, to increase the dynamic range of the imager(s).Type: GrantFiled: October 30, 2006Date of Patent: June 30, 2009Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Michael Joyner, Thomas Poonnen, Li Liu
-
Publication number: 20080043128Abstract: A solid state imager converts analog pixel values to digital form on an arrayed per-column basis. An N-bit counter supplies an N-bit DAC to produce an analog ramp output with a level that varies corresponding to the contents of the counter. A latch/counter or equivalent is associated with each respective column. A clock supplies clock signal(s) to the counter elements. When the analog ramp equals the pixel value for that column, the latch/counter latches the value. The black level can be pre-set in the latch/counter or can be subtracted separately to reduce fixed pattern noise. The pixels can be oversampled for some number of times, e.g., n=16, to reduce the thermal noise of the sensors. Also, two or more pixels sharing a common sense node may be binned together, and two (or more) pixels having different integration times may be combined to obtain an output signal with enhanced dynamic range.Type: ApplicationFiled: October 16, 2007Publication date: February 21, 2008Inventors: Thomas Poonnen, Jeffrey Zarnowski, Li Liu, Michael Joyner, Ketan Karia
-
Publication number: 20070040100Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangement minimizes color cross talk. An array of microlenses is situated with each microlens covering a plurality of the pixels. The different pixels under each microlens can be aligned along a diagonal. The different pixels under the same microlens can have different integration times, to increase the dynamic range of the imager(s).Type: ApplicationFiled: October 30, 2006Publication date: February 22, 2007Inventors: Jeffrey Zarnowski, Ketan Karia, Michael Joyner, Thomas Poonnen, Li Liu
-
Patent number: 7129461Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangement minimizes color cross talk.Type: GrantFiled: May 16, 2006Date of Patent: October 31, 2006Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Michael Joyner, Thomas Poonnen
-
Patent number: 7122778Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangment minimizes color cross talk.Type: GrantFiled: February 17, 2006Date of Patent: October 17, 2006Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Michael Joyner, Thomas Poonnen
-
Publication number: 20060202107Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangement minimizes color cross talk.Type: ApplicationFiled: May 16, 2006Publication date: September 14, 2006Inventors: Jeffrey Zarnowski, Ketan Karia, Michael Joyner, Thomas Poonnen
-
Publication number: 20060157644Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangment minimizes color cross talk.Type: ApplicationFiled: February 17, 2006Publication date: July 20, 2006Inventors: Jeffrey Zarnowski, Ketan Karia, Michael Joyner, Thomas Poonnen
-
Patent number: 7045758Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangment minimizes color cross talk.Type: GrantFiled: April 21, 2005Date of Patent: May 16, 2006Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Michael Joyner, Thomas Poonnen
-
Publication number: 20050185079Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangment minimizes color cross talk.Type: ApplicationFiled: April 21, 2005Publication date: August 25, 2005Inventors: Jeffrey Zarnowski, Ketan Karia, Michael Joyner, Thomas Poonnen
-
Patent number: 6633029Abstract: A bus system and an imager for transferring signals from a plurality of signal streams to an output includes a plurality of signal buses in parallel and a control system. The control system multiplexes the signals from two or more of the plurality of signal streams onto two or more of the plurality of signal buses and allows the signals to substantially charge each of the two or more of the plurality of signal buses before demultiplexing the signals to the output. A method for transferring signals includes multiplexing signals on to two or more of a plurality of signal buses and allowing the signals to substantially charge each of the two or more of the plurality of signal buses before demultiplexing the signals to an output.Type: GrantFiled: January 23, 2001Date of Patent: October 14, 2003Assignee: Silicon Video, Inc.Inventors: Jeffrey Zarnowski, Matthew Pace, Thomas Vogelsong, Michael Joyner
-
Patent number: 6590198Abstract: An analog video bus architecture that utilizes the column parallel nature of CMOS imagers and more specifically Active Column Sensors, that eliminates the need for multi-port imagers, by increasing the useable bandwidth of single port imagers. An adaptation of this invention allows for either binning or interpolation of pixel information for increased or decreased resolution along the columns and more specifically for ACS imagers binning or interpolation along the rows. In this bus, the single video bus is replaced by multiple video buses and instead of selecting only one column for reading multiple columns are also pre-selected in-order to pre-charge the video bus. The video buses are then de-multiplexed back on to one port at the desired element rate. This architecture utilizes the column oriented video bus of CMOS imagers. It divides the large video bus capacitance by the number of video buses used. In addition, it allows multiple pixel time constants to precharge the video bus.Type: GrantFiled: January 24, 2000Date of Patent: July 8, 2003Assignee: Photon Vision Systems, Inc.Inventors: Jeffrey Zarnowski, Matthew Pace, Thomas Vogelsong, Michael Joyner
-
Publication number: 20010030702Abstract: A bus system and an imager for transferring signals from a plurality of signal streams to an output includes a plurality of signal buses in parallel and a control system. The control system multiplexes the signals from two or more of the plurality of signal streams onto two or more of the plurality of signal buses and allows the signals to substantially charge each of the two or more of the plurality of signal buses before demultiplexing the signals to the output. A method for transferring signals includes multiplexing signals on to two or more of a plurality of signal buses and allowing the signals to substantially charge each of the two or more of the plurality of signal buses before demultiplexing the signals to an output.Type: ApplicationFiled: January 23, 2001Publication date: October 18, 2001Inventors: Jeffrey Zarnowski, Matthew Pace, Thomas Vogelsong, Michael Joyner