Patents by Inventor Michael L. Scollard
Michael L. Scollard has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8576578Abstract: A robust printed circuit board (PCB) that includes at least two power layers that are used in providing power to components connected to the PCB. The power layers may be a power plane layer and a ground plane layer. The power plane layer is situated such that its edge is pulled back a second distance from the planar edge of the PCB. The ground plane layer is situated such that its edge is pulled back a first distance from the planar edge of the PCB. The second distance and the first distance are different, and as a result, the planar edges of the power plane layer and the ground plane layer respectively do not coincide.Type: GrantFiled: June 27, 2011Date of Patent: November 5, 2013Assignee: International Business Machines CorporationInventors: Robert L. Ayers, Michael L. Scollard, Heidi D. Williams
-
Patent number: 8347154Abstract: One embodiment provides an error detection method wherein single-bit errors in a memory module are detected and identified as being a random error or a repeat error. Each identified random error and each identified repeat error occurring in a time interval is counted. An alert is generated in response to a number of identified random errors reaching a random-error threshold or a number of identified repeat errors reaching a repeat-error threshold during the predefined interval. The repeat-error threshold is set lower than the random-error threshold. A hashing process may be applied to the memory address of each detected error to map the location of the error in the memory system to a corresponding location in an electronic table.Type: GrantFiled: September 21, 2010Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Sumanta K. Bahali, Tu T. Dang, Michael C. Elles, Juan Q. Hernandez, Dwayne A. Lowe, Challis L. Purrington, Michael L. Scollard, Ivan R. Zapata
-
Publication number: 20120327583Abstract: A robust printed circuit board (PCB) that includes at least two power layers that are used in providing power to components connected to the PCB. The power layers may be a power plane layer and a ground plane layer. The power plane layer is situated such that its edge is pulled back a second distance from the planar edge of the PCB. The ground plane layer is situated such that its edge is pulled back a first distance from the planar edge of the PCB. The second distance and the first distance are different, and as a result, the planar edges of the power plane layer and the ground plane layer respectively do not coincide.Type: ApplicationFiled: June 27, 2011Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert L. Ayers, Michael L. Scollard, Heidi D. Williams
-
Publication number: 20120072786Abstract: One embodiment provides an error detection method wherein single-bit errors in a memory module are detected and identified as being a random error or a repeat error. Each identified random error and each identified repeat error occurring in a time interval is counted. An alert is generated in response to a number of identified random errors reaching a random-error threshold or a number of identified repeat errors reaching a repeat-error threshold during the predefined interval. The repeat-error threshold is set lower than the random-error threshold. A hashing process may be applied to the memory address of each detected error to map the location of the error in the memory system to a corresponding location in an electronic table.Type: ApplicationFiled: September 21, 2010Publication date: March 22, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sumanta K. Bahali, Tu T. Dang, Michael C. Elles, Juan Q. Hernandez, Dwayne A. Lowe, Challis L. Purrington, Michael L. Scollard, Ivan R. Zapata
-
Patent number: 7971102Abstract: Methods, apparatus, and products are disclosed for preemptive thermal management for a computing system based on cache performance, the computing system having a processor, cached computer memory operatively coupled to the processor, and a processor cache operatively coupled to the processor, the processor cache capable of storing a subset of memory contents of the cached computer memory, that include: attempting, by the processor, to retrieve portions of the memory contents of the cached computer memory from the processor cache, resulting in cache misses for the processor cache; tracking, by the processor, cache miss statistics for the processor cache in the computing system, the cache miss statistics describing the cache misses for the processor cache; and administering a thermal management device for the computing system in dependence upon the cache miss statistics, the thermal management device operatively coupled to the processor and capable of managing temperature for the computing system.Type: GrantFiled: December 19, 2007Date of Patent: June 28, 2011Assignee: International Business Machines CorporationInventors: Challis L. Purrington, Michael L. Scollard, Victor A. Stankevich, Ivan R. Zapata
-
Patent number: 7954007Abstract: The present invention is directed to the detection of faulty CPU heat sink coupling during system power-up. A method in accordance with an embodiment of the present invention includes: monitoring a slope of a CPU temperature rise from initial system power-up; determining if the slope of the CPU temperature rise exceeds an expected value; and in the case that the slope of the CPU temperature rise exceeds the expected value, indicating an existence of a possible fault (PFA) related to a heat sink coupled to the CPU.Type: GrantFiled: October 23, 2006Date of Patent: May 31, 2011Assignee: International Business Machines CorporationInventors: Henry G. McMillan, Christopher C. Moody, Challis L. Purrington, Terry L. Sawyers, Michael L. Scollard, Richard P. Southers, Troy S. Voytko, Christopher C. West, Christopher L. Wood
-
Patent number: 7650517Abstract: Power is allocated to blades based on an estimate of the actual power they are expected to use rather than their maximum-power draw-value. To protect against situations where the estimated actual-power draw-value is exceeded, a hardware comparator monitors the blade system load against a predetermined threshold value set by a management module (MM) based on user input. If this threshold value is exceeded, a throttle latch is triggered, based on a signal from a service processor monitoring the blade system load. The output of this latch directly engages throttling. The service processor also monitors the output of the latch and communicates information regarding the throttling to the MM for evaluation.Type: GrantFiled: December 19, 2005Date of Patent: January 19, 2010Assignee: International Business Machines CorporationInventors: James E. Hughes, Henry G. McMillan, Challis L. Purrington, Michael L. Scollard, Gary R. Shippy, Paul M. Smith, Maya P. Yarbrough
-
Publication number: 20090164852Abstract: Methods, apparatus, and products are disclosed for preemptive thermal management for a computing system based on cache performance, the computing system having a processor, cached computer memory operatively coupled to the processor, and a processor cache operatively coupled to the processor, the processor cache capable of storing a subset of memory contents of the cached computer memory, that include: attempting, by the processor, to retrieve portions of the memory contents of the cached computer memory from the processor cache, resulting in cache misses for the processor cache; tracking, by the processor, cache miss statistics for the processor cache in the computing system, the cache miss statistics describing the cache misses for the processor cache; and administering a thermal management device for the computing system in dependence upon the cache miss statistics, the thermal management device operatively coupled to the processor and capable of managing temperature for the computing system.Type: ApplicationFiled: December 19, 2007Publication date: June 25, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Challis L. Purrington, Michael L. Scollard, Victor A. Stankevich, Ivan R. Zapata
-
Patent number: 7493503Abstract: A method and system are disclosed to enable and control power reduction in a blade/chassis system. A “maximum power reduction” attribute is stored in the VPD of the blade (or can otherwise be input to or retrieved or calculated by the management entity). The management module of the chassis in which the blades and power supplies are located uses this information to manage the power reduction of blades when the system is operating in an over-subscription mode and a power supply fails. If throttling is required, the system knows the amount of power reduction available for each blade and controls the throttling by spreading it out among the blades in the system so that, ideally, no blade will cease operation altogether.Type: GrantFiled: December 22, 2005Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Alfredo Aldereguia, Brian E. Bigelow, Dhruv M. Desai, Scott N. Dunham, Nickolas J. Gruendler, William G. Holland, James E. Hughes, Randolph S. Kolvick, Challis L. Purrington, Michael L. Scollard, Gary R. Shippy
-
Publication number: 20080154536Abstract: The present invention is directed to the detection of faulty CPU heat sink coupling during system power-up. A method in accordance with an embodiment of the present invention includes: monitoring a slope of a CPU temperature rise from initial system power-up; determining if the slope of the CPU temperature rise exceeds an expected value; and in the case that the slope of the CPU temperature rise exceeds the expected value, indicating an existence of a possible fault (PFA) related to a heat sink coupled to the CPU.Type: ApplicationFiled: October 23, 2006Publication date: June 26, 2008Inventors: Henry G. McMillan, Christopher C. Moody, Challis L. Purrington, Terry L. Sawyers, Michael L. Scollard, Richard P. Southers, Troy S. Voytko, Christopher C. West, Christopher L. Wood