Patents by Inventor Michael Lawrence Rieger
Michael Lawrence Rieger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11088705Abstract: A method of encoding a stream of data bits includes encoding a bit 1 of the data stream as a first symbol if a bit immediately preceding the bit 1 is encoded as 0 and a bit of the data stream immediately succeeding the bit 1 is 0, encoding the bit immediately succeeding the bit 1 as 1, encoding a bit 0 of the data stream as a second symbol if a bit immediately preceding the bit 0 is encoded as 1 and a bit of the data stream immediately succeeding the bit 0 is 1, and encoding the bit immediately succeeding the bit 0 as 0.Type: GrantFiled: November 6, 2017Date of Patent: August 10, 2021Assignee: SYNOPSYS, INC.Inventor: Michael Lawrence Rieger
-
Publication number: 20190363732Abstract: A method of encoding a stream of data bits includes encoding a bit 1 of the data stream as a first symbol if a bit immediately preceding the bit 1 is encoded as 0 and a bit of the data stream immediately succeeding the bit 1 is 0, encoding the bit immediately succeeding the bit 1 as 1, encoding a bit 0 of the data stream as a second symbol if a bit immediately preceding the bit 0 is encoded as 1 and a bit of the data stream immediately succeeding the bit 0 is 1, and encoding the bit immediately succeeding the bit 0 as 0.Type: ApplicationFiled: November 6, 2017Publication date: November 28, 2019Inventor: Michael Lawrence Rieger
-
Patent number: 10318697Abstract: A design layout for a semiconductor chip includes information on shapes desired to be fabricated. Clusters of photolithographic exposure “shots” are generated and subject to a measure of shot density to approximate a mask shape that generates the desired fabricated shapes when exposed during wafer fabrication. A simulation is run on the clusters of shots to estimate the resulting fabrication shapes that the clusters of shots create. The clusters of shots are modified to align the estimated fabrication shapes more closely with desired fabrication shapes. The process of simulating and modifying the shots is iterative, repeating until the estimated fabrication shapes are within a desired error difference of the planned fabrication shape.Type: GrantFiled: October 10, 2016Date of Patent: June 11, 2019Assignee: SYNOPSYS, INC.Inventors: Michael Lawrence Rieger, Thomas Christopher Cecil, Benjamin David Painter
-
Publication number: 20170032076Abstract: A design layout for a semiconductor chip includes information on shapes desired to be fabricated. Clusters of photolithographic exposure “shots” are generated and subject to a measure of shot density to approximate a mask shape that generates the desired fabricated shapes when exposed during wafer fabrication. A simulation is run on the clusters of shots to estimate the resulting fabrication shapes that the clusters of shots create. The clusters of shots are modified to align the estimated fabrication shapes more closely with desired fabrication shapes. The process of simulating and modifying the shots is iterative, repeating until the estimated fabrication shapes are within a desired error difference of the planned fabrication shape.Type: ApplicationFiled: October 10, 2016Publication date: February 2, 2017Inventors: Michael Lawrence Rieger, Thomas Christopher Cecil, Benjamin David Painter
-
Patent number: 9471746Abstract: A design layout for a semiconductor chip includes information on shapes desired to be fabricated. Clusters of photolithographic exposure “shots” are generated and subject to a measure of shot density to approximate a mask shape that generates the desired fabricated shapes when exposed during wafer fabrication. A simulation is run on the clusters of shots to estimate the resulting fabrication shapes that the clusters of shots create. The clusters of shots are modified to align the estimated fabrication shapes more closely with desired fabrication shapes. The process of simulating and modifying the shots is iterative, repeating until the estimated fabrication shapes are within a desired error difference of the planned fabrication shape.Type: GrantFiled: October 26, 2015Date of Patent: October 18, 2016Assignee: Synopsys, Inc.Inventors: Michael Lawrence Rieger, Thomas Christopher Cecil, Benjamin David Painter
-
Publication number: 20160042118Abstract: A design layout for a semiconductor chip includes information on shapes desired to be fabricated. Clusters of photolithographic exposure “shots” are generated and subject to a measure of shot density to approximate a mask shape that generates the desired fabricated shapes when exposed during wafer fabrication. A simulation is run on the clusters of shots to estimate the resulting fabrication shapes that the clusters of shots create. The clusters of shots are modified to align the estimated fabrication shapes more closely with desired fabrication shapes. The process of simulating and modifying the shots is iterative, repeating until the estimated fabrication shapes are within a desired error difference of the planned fabrication shape.Type: ApplicationFiled: October 26, 2015Publication date: February 11, 2016Inventors: Michael Lawrence Rieger, Thomas Christopher Cecil, Benjamin David Painter
-
Patent number: 9170481Abstract: A design layout for a semiconductor chip includes information on shapes desired to be fabricated. Clusters of photolithographic exposure “shots” are generated and subject to a measure of shot density to approximate a mask shape that generates the desired fabricated shapes when exposed during wafer fabrication. A simulation is run on the clusters of shots to estimate the resulting fabrication shapes that the clusters of shots create. The clusters of shots are modified to align the estimated fabrication shapes more closely with desired fabrication shapes. The process of simulating and modifying the shots is iterative, repeating until the estimated fabrication shapes are within a desired error difference of the planned fabrication shape.Type: GrantFiled: March 14, 2014Date of Patent: October 27, 2015Assignee: Synopsys, Inc.Inventors: Michael Lawrence Rieger, Thomas Christopher Cecil, Benjamin David Painter
-
Publication number: 20140282290Abstract: A design layout for a semiconductor chip includes information on shapes desired to be fabricated. Clusters of photolithographic exposure “shots” are generated and subject to a measure of shot density to approximate a mask shape that generates the desired fabricated shapes when exposed during wafer fabrication. A simulation is run on the clusters of shots to estimate the resulting fabrication shapes that the clusters of shots create. The clusters of shots are modified to align the estimated fabrication shapes more closely with desired fabrication shapes. The process of simulating and modifying the shots is iterative, repeating until the estimated fabrication shapes are within a desired error difference of the planned fabrication shape.Type: ApplicationFiled: March 14, 2014Publication date: September 18, 2014Applicant: Synopsys, Inc.Inventors: Michael Lawrence Rieger, Thomas Christopher Cecil, Benjamin David Painter
-
Patent number: 4122528Abstract: A Constant Velocity Vector Generator is disclosed for connecting X, Y coordinate points of a rectangular coordinate display system. A pair of absolute value amplifier circuits, a square-root-of-the-sum-of-the-squares circuit, a pair of dividers, and a pair of integrators are employed to convert simultaneous .DELTA.X and .DELTA.Y step voltages to ramp voltage pairs which are applied to appropriate X and Y deflection circuits of a graphic display device to produce straight-line traces whose velocities are constant for all vectors regardless of magnitude (line length) or direction (angle). Each vector may be drawn to any length or direction, immediately after which new data may be applied to the vector generator to initiate a new vector whose origin is the end point of the preceding vector. Such a system is particularly applicable to computer-drawn displays. The vector generating circuits are suitable for realization in a monolithic integrated circuit.Type: GrantFiled: March 4, 1977Date of Patent: October 24, 1978Assignee: Tektronix, Inc.Inventor: Michael Lawrence Rieger
-
Patent number: 4121299Abstract: A Constant Velocity Vector Generator is disclosed for connecting X, Y coordinate points of a rectangular coordinate display system. A pair of absolute value amplifier circuits, a square-root-of-the-sum-of-the-squares circuit, a pair of dividers, and a pair of integrators are employed to convert simultaneous .DELTA.X and .DELTA.Y step voltages to ramp voltage pairs which are applied to appropriate X and Y deflection circuits of a graphic display device to produce straight-line traces whose velocities are constant for all vectors regardless of magnitude (line length) or direction (angle). Each vector may be drawn to any length or direction, immediately after which new data may be applied to the vector generator to initiate a new vector whose origin is the end point of the preceding vector. Such a system is particularly applicable to computer-drawn displays. The vector generating circuits are suitable for realization in a monolithic integrated circuit.Type: GrantFiled: March 4, 1977Date of Patent: October 17, 1978Assignee: Tektronix, Inc.Inventor: Michael Lawrence Rieger
-
Patent number: 4039899Abstract: A circuit to correct for pincushion distortion and defocusing in a cathode-ray tube having electromagnetic deflection systems is disclosed. The circuit, which may be realized in monolithic integrated-circuit form, performs a mathematical function to predistort the deflection signal for each axis by the amount necessary to provide an undistorted display. The circuit also provides a signal to correct for the defocusing that occurs at the edges of the screen. The circuit may be readily adapted for use with cathode-ray tubes having different diagonal deflection angles, and with either flat of curved faceplates, by changing the values of two resistors.Type: GrantFiled: May 3, 1976Date of Patent: August 2, 1977Assignee: Tektronix, Inc.Inventors: Carl Robert Battjes, Harvey Leon Golladay, Michael Lawrence Rieger, Binoy Anthony Rosario, Kenneth George Schlotzhauer
-
Patent number: 4032768Abstract: A Constant Velocity Vector Generator is disclosed for connecting X, Y coordinate points of a rectangular coordinate display system. Simultaneous .DELTA.X and .DELTA.Y step voltages are converted to ramp voltage pairs which are applied to appropriate X and Y deflection circuits of a graphic display device to produce straight-line traces whose velocities are constant for all vectors regardless of magnitude (line length) or direction (angle). Each vector may be drawn to any length or direction, immediately after which new data may be applied to the vector generator to initiate a new vector whose origin is the end point of the preceding vector. Such a system is particularly applicable to computer-drawn displays. The vector generating circuits are suitable for realization in a monolithic integrated circuit.Type: GrantFiled: October 24, 1975Date of Patent: June 28, 1977Assignee: Tektronix, Inc.Inventor: Michael Lawrence Rieger