Patents by Inventor Michael Morrison
Michael Morrison has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11449574Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements comprising a portion of a neural network accelerator performs flow-based computations on wavelets of data. Each processing element has a respective compute element and a respective routing element. Each compute element has a respective floating-point unit enabled to perform stochastic rounding, thus in some circumstances enabling reducing systematic bias in long dependency chains of floating-point computations. The long dependency chains of floating-point computations are performed, e.g., to train a neural network or to perform inference with respect to a trained neural network.Type: GrantFiled: April 13, 2018Date of Patent: September 20, 2022Assignee: Cerebras Systems Inc.Inventors: Sean Lie, Michael Edwin James, Michael Morrison, Gary R. Lauterbach, Srikanth Arekapudi
-
Publication number: 20220284275Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements performs flow-based computations on wavelets of data. Each processing element has a compute element and a routing element. Each router enables communication via wavelets with at least nearest neighbors in a 2D mesh. Routing is controlled by virtual channel specifiers in each wavelet and routing configuration information in each router. Execution of an activate instruction or completion of a fabric vector operation activates one of the virtual channels. A virtual channel is selected from a pool comprising previously activated virtual channels and virtual channels associated with previously received wavelets. A task corresponding to the selected virtual channel is activated by executing instructions corresponding to the selected virtual channel.Type: ApplicationFiled: October 19, 2021Publication date: September 8, 2022Inventors: Sean LIE, Michael MORRISON, Srikanth AREKAPUDI, Michael Edwin JAMES, Gary R. LAUTERBACH
-
Patent number: 11432824Abstract: A radial compression band employs a substantially rigid U-like cuff that fits over a patient's arm and then snaps onto a tightening band. A movable bubble member is positioned for movement along the band separate from the attachment to the patient and is inflatable to provide pressure to an incision or the like to accomplish hemostasis. A plural bubble member version provides multiple pressure application positions.Type: GrantFiled: March 6, 2017Date of Patent: September 6, 2022Assignee: TZ MEDICAL, INC.Inventors: Gregory Morrison, Michael Morrison, John Lubisich
-
Publication number: 20220212513Abstract: The invention relates to a retaining ring for securing a component. The retaining ring includes a ring segment having an outer circumference for fixing the retaining ring in the axial direction, a recess extending along a circumferential direction of the ring segment, and a closure element for closing off the recess. In embodiments, the ring segment forms a contact surface to fix the component in the axial direction, and the retaining ring has a locking device for locking the closure element in the recess. In embodiments, the locking device is concealed at least on one side of the retaining ring facing away from the contact surface.Type: ApplicationFiled: February 17, 2020Publication date: July 7, 2022Inventor: Michael Morrison
-
Publication number: 20220172031Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements performs flow-based computations on wavelets of data. Each processing element has a compute element and a routing element. Each compute element has memory. Each router enables communication via wavelets with at least nearest neighbors in a 2D mesh. Routing is controlled by respective virtual channel specifiers in each wavelet and routing configuration information in each router. A compute element conditionally selects for task initiation a previously received wavelet specifying a particular one of the virtual channels. The conditional selecting excludes the previously received wavelet for selection until at least block/unblock state maintained for the particular virtual channel is in an unblock state. The compute element executes block/unblock instructions to modify the block/unblock state.Type: ApplicationFiled: July 6, 2021Publication date: June 2, 2022Inventors: Sean LIE, Michael MORRISON, Srikanth AREKAPUDI, Michael Edwin JAMES, Gary R. LAUTERBACH
-
Publication number: 20220172030Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements comprising a portion of a neural network accelerator performs flow-based computations on wavelets of data. Each processing element has a respective compute element and a respective routing element. Each compute element has a respective floating-point unit enabled to optionally and/or selectively perform floating-point operations in accordance with a programmable exponent bias and/or various floating-point computation variations. In some circumstances, the programmable exponent bias and/or the floating-point computation variations enable neural network processing with improved accuracy, decreased training time, decreased inference latency, and/or increased energy efficiency.Type: ApplicationFiled: July 6, 2021Publication date: June 2, 2022Inventors: Michael Edwin JAMES, Sean LIE, Michael MORRISON, Srikanth AREKAPUDI, Gary R. LAUTERBACH
-
Patent number: 11328207Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, energy efficiency, and cost. In a first embodiment, a scaled array of processing elements is implementable with varying dimensions of the processing elements to enable varying price/performance systems. In a second embodiment, an array of clusters communicates via high-speed serial channels. The array and the channels are implemented on a Printed Circuit Board (PCB). Each cluster comprises respective processing and memory elements. Each cluster is implemented via a plurality of 3D-stacked dice, 2.5D-stacked dice, or both in a Ball Grid Array (BGA). A processing portion of the cluster is implemented via one or more Processing Element (PE) dice of the stacked dice. A memory portion of the cluster is implemented via one or more High Bandwidth Memory (HBM) dice of the stacked dice.Type: GrantFiled: August 11, 2019Date of Patent: May 10, 2022Assignee: Cerebras Systems Inc.Inventors: Gary R. Lauterbach, Sean Lie, Michael Morrison, Michael Edwin James, Srikanth Arekapudi
-
Patent number: 11328208Abstract: Techniques in advanced deep learning provide improvements in one or more of cost, accuracy, performance, and energy efficiency. The deep learning accelerator is implemented at least in part via wafer-scale integration. The wafer comprises a plurality of processor elements, each augmented with redundancy-enabling couplings. The redundancy-enabling couplings enable using redundant ones of the processor elements to replace defective ones of the processor elements. Defect information gathered at wafer test and/or in-situ, such as in a datacenter, is used to determine configuration information for the redundancy-enabling couplings.Type: GrantFiled: August 27, 2019Date of Patent: May 10, 2022Assignee: Cerebras Systems Inc.Inventors: Sean Lie, Michael Edwin James, Michael Morrison, Srikanth Arekapudi, Gary R. Lauterbach
-
Patent number: 11321087Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements comprising a portion of a neural network accelerator performs flow-based computations on wavelets of data. Each processing element has a respective compute element and a respective routing element. Each compute element is enabled to execute instructions in accordance with an ISA. The ISA is enhanced in accordance with improvements with respect to deep learning acceleration.Type: GrantFiled: August 27, 2019Date of Patent: May 3, 2022Assignee: Cerebras Systems Inc.Inventors: Michael Morrison, Michael Edwin James, Sean Lie, Srikanth Arekapudi, Gary R. Lauterbach
-
Patent number: 11253679Abstract: A medical device or catheter management system comprises several layers where a top layer has one or more channels to receive one or more elongated medical devices or members and a bottom layer comprises adhesive to secure the catheter management system to a patient or other secure site in the operating field. A firm upper surface causes the elongated medical devices or members to stay in the channels, whereas a firm inner layer facilitates maintaining the shape of the catheter management system and providing resistance for an operator to easily release an elongated medical device or member.Type: GrantFiled: May 5, 2016Date of Patent: February 22, 2022Assignee: Nexus Control Systems, LLCInventors: Todd J. Cohen, John R. Lubisich, Gregory Morrison, Michael Morrison
-
Publication number: 20220048580Abstract: A tailgate deactivation system. A switch includes two terminals configured to be electrically coupled to a tailgate power circuit that supplies power to at least a portion of a tailgate of a vehicle, and an actuator configured to electrically couple the two terminals in an on state to allow power to flow in the tailgate power circuit, and to electrically decouple the two terminals in an off state to inhibit power from flowing in the tailgate power circuit.Type: ApplicationFiled: October 29, 2021Publication date: February 17, 2022Inventors: James E. Banks, JR., Michael A. Morrison
-
Patent number: 11232348Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements performs flow-based computations on wavelets of data. Each processing element has a respective compute element and a respective routing element. Instructions executed by the compute element include operand specifiers, some specifying a data structure register storing a data structure descriptor describing an operand as a fabric vector or a memory vector. The data structure descriptor further describes the memory vector as one of a one-dimensional vector, a four-dimensional vector, or a circular buffer vector. Optionally, the data structure descriptor specifies an extended data structure register storing an extended data structure descriptor. The extended data structure descriptor specifies parameters relating to a four-dimensional vector or a circular buffer vector.Type: GrantFiled: July 15, 2020Date of Patent: January 25, 2022Assignee: Cerebras Systems Inc.Inventors: Sean Lie, Michael Morrison, Srikanth Arekapudi, Gary R. Lauterbach, Michael Edwin James
-
Patent number: 11232347Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements performs flow-based computations on wavelets of data. Each processing element has a respective compute element and a respective routing element. Instructions executed by the compute element include operand specifiers, some specifying a data structure register storing a data structure descriptor describing an operand as a fabric vector or a memory vector. The data structure descriptor further describes various attributes of the fabric vector: length, microthreading eligibility, number of data elements to receive, transmit, and/or process in parallel, virtual channel and task identification information, whether to terminate upon receiving a control wavelet, and whether to mark an outgoing wavelet a control wavelet.Type: GrantFiled: April 17, 2018Date of Patent: January 25, 2022Assignee: Cerebras Systems Inc.Inventors: Sean Lie, Michael Morrison, Michael Edwin James, Srikanth Arekapudi, Gary R. Lauterbach
-
Patent number: 11221764Abstract: A memory device that includes an input interface that receives instructions and input data on a first plurality of serial links. The memory device includes a memory block having a plurality of banks, wherein each of the banks has a plurality of memory cells, and wherein the memory block has multiple ports. An output interface provides data on a second plurality of serial links. A cache coupled to the IO interface and to the plurality of banks, stores write data designated for a given memory cell location when the given memory cell location is currently being accessed, thereby avoiding a collision. Memory device includes one or more memory access controllers (MACs) coupled to the memory block and one or more arithmetic logic units (ALUs) coupled to the MACs.Type: GrantFiled: September 30, 2014Date of Patent: January 11, 2022Assignee: MOSYS, INC.Inventors: Michael J Miller, Michael Morrison, Jay Patel, Dipak Sikdar
-
Patent number: 11161555Abstract: A tailgate deactivation system. A switch includes two terminals configured to be electrically coupled to a tailgate power circuit that supplies power to at least a portion of a tailgate of a vehicle, and an actuator configured to electrically couple the two terminals in an on state to allow power to flow in the tailgate power circuit, and to electrically decouple the two terminals in an off state to inhibit power from flowing in the tailgate power circuit.Type: GrantFiled: March 12, 2020Date of Patent: November 2, 2021Assignee: Banks Morrison Innovations LLCInventors: James E. Banks, Jr., Michael A. Morrison
-
Patent number: 11157806Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements performs flow-based computations on wavelets of data. Each processing element has a compute element and a routing element. Each router enables communication via wavelets with at least nearest neighbors in a 2D mesh. Routing is controlled by virtual channel specifiers in each wavelet and routing configuration information in each router. Execution of an activate instruction or completion of a fabric vector operation activates one of the virtual channels. A virtual channel is selected from a pool comprising previously activated virtual channels and virtual channels associated with previously received wavelets. A task corresponding to the selected virtual channel is activated by executing instructions corresponding to the selected virtual channel.Type: GrantFiled: April 17, 2018Date of Patent: October 26, 2021Assignee: Cerebras Systems Inc.Inventors: Sean Lie, Michael Morrison, Srikanth Arekapudi, Michael Edwin James, Gary R. Lauterbach
-
Publication number: 20210317537Abstract: The present invention relates to diagnostic assays useful in classification of patients for selection of cancer therapy, and relates to a method of using a select family member of the Wnt signaling pathway (WIF1), an important component of the insulin-like growth factor pathway (IGFBP3), and other signaling factors (e.g., NGFR, IBSP, and HISTLH3G and COL1A2) as prognostic markers and potential therapeutic targets for patients with Glioblastoma Multiforme (GBM). In particular, the present invention is a novel GBM Prognostic Index (GPI) that predicts overall survival (OS) in GBM patients treated with the current standard of care.Type: ApplicationFiled: May 14, 2021Publication date: October 14, 2021Inventors: Eric Weterings, Baldassarre D. Stea, Daruka Mahadevan, Christopher Michael Morrison, Michael F. Hammer
-
Publication number: 20210256362Abstract: Techniques in advanced deep learning provide improvements in one or more of cost, accuracy, performance, and energy efficiency. The deep learning accelerator is implemented at least in part via wafer-scale integration. The wafer comprises a plurality of processor elements, each augmented with redundancy-enabling couplings. The redundancy-enabling couplings enable using redundant ones of the processor elements to replace defective ones of the processor elements. Defect information gathered at wafer test and/or in-situ, such as in a datacenter, is used to determine configuration information for the redundancy-enabling couplings.Type: ApplicationFiled: August 27, 2019Publication date: August 19, 2021Inventors: Sean LIE, Michael Edwin JAMES,, Michael MORRISON, Srikanth AREKAPUDI, Gary R. LAUTERBACH
-
Publication number: 20210255860Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, and energy efficiency. An array of processing elements comprising a portion of a neural network accelerator performs flow-based computations on wavelets of data. Each processing element has a respective compute element and a respective routing element. Each compute element is enabled to execute instructions in accordance with an ISA. The ISA is enhanced in accordance with improvements with respect to deep learning acceleration.Type: ApplicationFiled: August 27, 2019Publication date: August 19, 2021Inventors: Michael MORRISON, Michael Edwin JAMES, Sean LIE, Srikanth AREKAPUDI,, Gary R. LAUTERBACH
-
Publication number: 20210248453Abstract: Techniques in advanced deep learning provide improvements in one or more of accuracy, performance, energy efficiency, and cost. In a first embodiment, a scaled array of processing elements is implementable with varying dimensions of the processing elements to enable varying price/performance systems. In a second embodiment, an array of clusters communicates via high-speed serial channels. The array and the channels are implemented on a Printed Circuit Board (PCB). Each cluster comprises respective processing and memory elements. Each cluster is implemented via a plurality of 3D-stacked dice, 2.5D-stacked dice, or both in a Ball Grid Array (BGA). A processing portion of the cluster is implemented via one or more Processing Element (PE) dice of the stacked dice. A memory portion of the cluster is implemented via one or more High Bandwidth Memory (HBM) dice of the stacked dice.Type: ApplicationFiled: August 11, 2019Publication date: August 12, 2021Inventors: Gary R. LAUTERBACH, Sean LIE, Michael MORRISON, Michael Edwin JAMES, Srikanth AREKAPUDI