Patents by Inventor Michael Naone Farias
Michael Naone Farias has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11863144Abstract: Apparatus and methods for non-invasively monitoring an oscillation signal in an effort to provide a more reliable oscillation signal. An example oscillation circuit generally includes an oscillator configured to generate an oscillation signal, the oscillator comprising an oscillator core circuit for coupling to a resonator and configured to generate the oscillation signal to enable the resonator to resonate and an adjustable current source coupled to the oscillator core circuit and configured to control an amplitude of the oscillation signal; a first automatic gain control (AGC) circuit having an input coupled to an output of the oscillator and having an output coupled to a control input of the adjustable current source; a second AGC circuit configured to replicate the first AGC circuit; and logic having a first input coupled to the output of the first AGC circuit and having a second input coupled to an output of the second AGC circuit.Type: GrantFiled: February 28, 2022Date of Patent: January 2, 2024Assignee: QUALCOMM IncorporatedInventors: Shunta Iguchi, Nikunj Mehta, Michael Naone Farias
-
Publication number: 20230275551Abstract: Apparatus and methods for non-invasively monitoring an oscillation signal in an effort to provide a more reliable oscillation signal. An example oscillation circuit generally includes an oscillator configured to generate an oscillation signal, the oscillator comprising an oscillator core circuit for coupling to a resonator and configured to generate the oscillation signal to enable the resonator to resonate and an adjustable current source coupled to the oscillator core circuit and configured to control an amplitude of the oscillation signal; a first automatic gain control (AGC) circuit having an input coupled to an output of the oscillator and having an output coupled to a control input of the adjustable current source; a second AGC circuit configured to replicate the first AGC circuit; and logic having a first input coupled to the output of the first AGC circuit and having a second input coupled to an output of the second AGC circuit.Type: ApplicationFiled: February 28, 2022Publication date: August 31, 2023Inventors: Shunta IGUCHI, Nikunj MEHTA, Michael Naone FARIAS
-
Patent number: 11496138Abstract: An apparatus is disclosed for providing frequency stabilization. The apparatus includes a first supply voltage node, a second supply voltage node, an oscillator circuit coupled to the first supply voltage node, at least one clock buffer coupled to the second supply voltage node and an output of the oscillator circuit, and at least one load circuit. The at least one clock buffer is configured to selectively be in a disabled state or an enabled state to pass the clock signal to at least one client of multiple clients. The at least one load circuit includes an input coupled to the output of the oscillator circuit. The at least one load circuit also includes an output configured to be coupled to a ground. The at least one load circuit is configured to be connected to the first supply voltage node for at least a portion of time.Type: GrantFiled: July 1, 2021Date of Patent: November 8, 2022Assignee: QUALCOMM IncorporatedInventors: Shunta Iguchi, Xu Chi, Michael Naone Farias
-
Publication number: 20220006464Abstract: An apparatus is disclosed for providing frequency stabilization. The apparatus includes a first supply voltage node, a second supply voltage node, an oscillator circuit coupled to the first supply voltage node, at least one clock buffer coupled to the second supply voltage node and an output of the oscillator circuit, and at least one load circuit. The at least one clock buffer is configured to selectively be in a disabled state or an enabled state to pass the clock signal to at least one client of multiple clients. The at least one load circuit includes an input coupled to the output of the oscillator circuit. The at least one load circuit also includes an output configured to be coupled to a ground. The at least one load circuit is configured to be connected to the first supply voltage node for at least a portion of time.Type: ApplicationFiled: July 1, 2021Publication date: January 6, 2022Inventors: Shunta Iguchi, Xu Chi, Michael Naone Farias
-
Patent number: 11181939Abstract: An apparatus is disclosed for implementing multi-mode oscillation circuitry with stepping control. In an example aspect, the multi-mode oscillation circuitry comprises a resonator coupled to a first oscillator and a second oscillator. The multi-mode oscillation circuitry is configured to selectively be in a first configuration with the first oscillator in an active state and the second oscillator in an inactive state or a second configuration with the first oscillator in the inactive state and the second oscillator in the active state. The apparatus also includes a step-control circuit coupled to the multi-mode oscillation circuitry. The step-control circuit is configured to cause the first oscillator to switch from the inactive state to the active state and incrementally increase a first gain of the first oscillator based on the first oscillator being in the active state to enable the multi-mode oscillation circuitry to transition from the second configuration to the first configuration.Type: GrantFiled: May 23, 2019Date of Patent: November 23, 2021Assignee: QUALCOMM IncorporatedInventors: Shunta Iguchi, Ilker Deligoz, Michael Naone Farias
-
Patent number: 11086342Abstract: Techniques and apparatus for selecting a maximum input supply voltage from multiple input power supplies. An example maximum input supply selection circuit includes a parallel array of comparators and selection logic to select the maximum input supply voltage, supply present detectors, comparator settling logic including a warm-up delay timer to provide for comparator settling, and comparator enable logic for disabling all comparators and entering an ultra-low power mode.Type: GrantFiled: September 14, 2020Date of Patent: August 10, 2021Assignee: QUALCOMM IncorporatedInventors: Jong Jin Kim, Raymond Rosik, Michael Naone Farias, Brett Walker
-
Publication number: 20210124383Abstract: A circuit for voltage regulation and an associated method and apparatus are described. The circuit generally includes an amplifier, a pass transistor coupled to a first voltage rail node, a first switch series-coupled between an output of the amplifier and a gate of the pass transistor, and a feedback path coupled between the first voltage rail node and an input of the amplifier.Type: ApplicationFiled: October 28, 2019Publication date: April 29, 2021Inventors: Shunta IGUCHI, Michael Naone FARIAS
-
Publication number: 20200371545Abstract: An apparatus is disclosed for implementing multi-mode oscillation circuitry with stepping control. In an example aspect, the multi-mode oscillation circuitry comprises a resonator coupled to a first oscillator and a second oscillator. The multi-mode oscillation circuitry is configured to selectively be in a first configuration with the first oscillator in an active state and the second oscillator in an inactive state or a second configuration with the first oscillator in the inactive state and the second oscillator in the active state. The apparatus also includes a step-control circuit coupled to the multi-mode oscillation circuitry. The step-control circuit is configured to cause the first oscillator to switch from the inactive state to the active state and incrementally increase a first gain of the first oscillator based on the first oscillator being in the active state to enable the multi-mode oscillation circuitry to transition from the second configuration to the first configuration.Type: ApplicationFiled: May 23, 2019Publication date: November 26, 2020Inventors: Shunta Iguchi, Ilker Deligoz, Michael Naone Farias
-
Patent number: 10454665Abstract: An apparatus is disclosed for hybrid-controlled clock generation. In an example aspect, the apparatus includes an analog control circuit, a digital control circuit, a transistor array, an oscillator circuit, and a selection circuit. The oscillator circuit is coupled to the transistor array. The selection circuit includes a first input that is coupled to the analog control circuit, a second input that is coupled to the digital control circuit, and an output that is coupled to the transistor array. The selection circuit is configured to obtain a selection signal that is indicative of the first input coupled to the analog control circuit or the second input coupled to the digital control circuit. The selection circuit is also configured to connect, based on the selection signal, the analog control circuit or the digital control circuit to the transistor array.Type: GrantFiled: March 16, 2018Date of Patent: October 22, 2019Assignee: QUALCOMM IncorporatedInventors: Shunta Iguchi, Ilker Deligoz, Michael Naone Farias
-
Publication number: 20190288829Abstract: An apparatus is disclosed for hybrid-controlled clock generation. In an example aspect, the apparatus includes an analog control circuit, a digital control circuit, a transistor array, an oscillator circuit, and a selection circuit. The oscillator circuit is coupled to the transistor array. The selection circuit includes a first input that is coupled to the analog control circuit, a second input that is coupled to the digital control circuit, and an output that is coupled to the transistor array. The selection circuit is configured to obtain a selection signal that is indicative of the first input coupled to the analog control circuit or the second input coupled to the digital control circuit. The selection circuit is also configured to connect, based on the selection signal, the analog control circuit or the digital control circuit to the transistor array.Type: ApplicationFiled: March 16, 2018Publication date: September 19, 2019Inventors: Shunta Iguchi, Ilker Deligoz, Michael Naone Farias
-
Patent number: 9749962Abstract: Various embodiments of methods and systems for closed loop multimode sleep clock frequency compensation in a portable computing device are disclosed. An exemplary embodiment leverages a modem to determine a frequency shift on a sleep clock signal when a reference clock has transitioned into a power saving mode. Using the frequency shift calculation, a compensation capacitor may be adjusted to deliver a more optimum dummy load on the crystal oscillator when the reference clock is taken offline. The method may iterate through until the actual frequency shift of the sleep clock is within an acceptable tolerance relative to zero and, further, may also set a status bit to indicate that the sleep clock frequency is stable.Type: GrantFiled: June 23, 2016Date of Patent: August 29, 2017Assignee: QUALCOMM IncorporatedInventors: Xu Chi, Michael Naone Farias, Lalitaprasad Daita
-
Patent number: 8975976Abstract: A power management apparatus and method for maintaining a substantially constant duty cycle of a reference clock signal in a multi-power oscillator, includes a first output power transistor in electrical parallel with a series arrangement of a second output power transistor and a switch, and a crystal oscillator capacitively coupled to a common gate of the first and second output power transistors, wherein a level of the reference clock signal power output is a normal power level when the switch is open and the level of the reference clock signal power output is a higher power level when the switch is closed to operate the second output power transistor in parallel with the first output power transistor.Type: GrantFiled: March 6, 2013Date of Patent: March 10, 2015Assignee: QUALCOMM IncorporatedInventors: Jingyu Hu, Michael Naone Farias
-
Publication number: 20140253251Abstract: A power management apparatus and method for maintaining a substantially constant duty cycle of a reference clock signal in a multi-power oscillator, includes a first output power transistor in electrical parallel with a series arrangement of a second output power transistor and a switch, and a crystal oscillator capacitively coupled to a common gate of the first and second output power transistors, wherein a level of the reference clock signal power output is a normal power level when the switch is open and the level of the reference clock signal power output is a higher power level when the switch is closed to operate the second output power transistor in parallel with the first output power transistor.Type: ApplicationFiled: March 6, 2013Publication date: September 11, 2014Applicant: QUALCOMM IncorporatedInventors: Jingyu Hu, Michael Naone Farias
-
Patent number: 7868691Abstract: Variable gain commutating amplifier apparatus and methods for use in a polar modulator are described. The apparatus may include two or more commutating amplifier stages configured to be switched to an output load based on a desired amplitude and/or transmit power level. The amplifier stages may include cross-coupled differential pairs to cancel RF carrier feedthrough. An additional R-2R ladder circuit may be provided to further extend the dynamic range by reducing the output power at the lowest output stages.Type: GrantFiled: January 9, 2009Date of Patent: January 11, 2011Assignee: Quintic HoldingsInventors: John B. Groe, Michael Naone Farias, Eric Shapiro
-
Patent number: 7839231Abstract: Apparatus and methods for improving the performance of a modulator, typically in an I/Q modulation system, are described. Input I and Q current modulation signals may be processed to generate a sign signal and a magnitude signal, with the magnitude signal selectively applied to the inputs of a mixer based on the sign signal so as to generate respective I and Q modulation signal components. These may then be combined to generate a composite modulation signal.Type: GrantFiled: December 8, 2008Date of Patent: November 23, 2010Assignee: Quintic HoldingsInventors: John B. Groe, Michael Naone Farias, Reza Kaznavi
-
Patent number: 7825714Abstract: Systems and methods for nulling offsets in differential signaling systems are described. A first circuit may be configured to sense the difference between a first differential current and a second differential current and provide a sense signal to an adjustment circuit. The adjustment circuit may be configured to generate a correction signal based on the sense signal, where the correction signal is combined with the first differential current to reduce the offset between the first differential current and the second differential current. Alternately, the correction signal may be combined with the first and second differential currents to reduce the offset. The process may be repeated until the corrected first differential current and the second differential current are within a desired tolerance.Type: GrantFiled: June 12, 2008Date of Patent: November 2, 2010Assignee: Quintic HoldingsInventors: John B. Groe, Michael Naone Farias, Babak Nejati, Marc Facchini, Thomas Hardin
-
Publication number: 20090231041Abstract: Variable gain commutating amplifier apparatus and methods for use in a polar modulator are described. The apparatus may include two or more commutating amplifier stages configured to be switched to an output load based on a desired amplitude and/or transmit power level. The amplifier stages may include cross-coupled differential pairs to cancel RF carrier feedthrough. An additional R-2R ladder circuit may be provided to further extend the dynamic range by reducing the output power at the lowest output stages.Type: ApplicationFiled: January 9, 2009Publication date: September 17, 2009Inventors: John B. Groe, Michael Naone Farias, Eric Shapiro