Patents by Inventor Michael Patrick Clinton
Michael Patrick Clinton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120170351Abstract: An FRAM device can comprise a sense amplifier and at least a first bitcell. The first bitcell can have a bit line and a complimentary bit line that connects to the sense amplifier. A first precharge circuit responds to a first control signal during a test mode of operation to precharge the bit line with respect to a first voltage while a second precharge circuit responds to a second control signal (that is different from the first control signal) during the test mode of operation to precharge the complimentary bit line with respect to a test voltage that is different than the first voltage (such as, but not limited to, a test voltage of choice such as a voltage that is greater than ground but less than the first voltage).Type: ApplicationFiled: September 23, 2011Publication date: July 5, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Michael Patrick Clinton, Steven Craig Bartling, Scott Summerfelt, Hugh McAdams
-
Publication number: 20110261632Abstract: Bias circuitry for a static random-access memory (SRAM) with a retain-till-accessed (RTA) mode and with write assist bias in a normal operating mode. The memory is constructed of multiple memory array blocks of SRAM cells. Bias devices are associated with each memory array block, and associated with one or more columns. Each bias device includes a diode-connected transistor in parallel with a shorting transistor, between a power supply voltage and a power supply bias node for cells in its column or columns. The shorting transistor receives control signals from control logic so that the diode-connected transistor for each column is shorted during read cycles, and in write cycles in which its columns are not selected; in write cycles in which its columns are selected, the shorting transistor in the bias device is turned off, so that a reduced power supply voltage is applied to the selected column. The shorting transistors for all columns in the block are turned off in the RTA mode.Type: ApplicationFiled: April 21, 2010Publication date: October 27, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Michael Patrick Clinton, Lakshmikantha V. Holla, Vinod Menezes
-
Patent number: 7974144Abstract: A system and are described as to adjusting voltages in a memory device, while the device is in sleep mode, to prevent or minimize voltage or current leakage of the device.Type: GrantFiled: December 27, 2007Date of Patent: July 5, 2011Assignee: Texas Instruments IncorporatedInventor: Michael Patrick Clinton
-
Patent number: 7936624Abstract: A method and system are described for a two step precharging of bitlines in a memory array. In the first step a partial precharge of the bitline is accomplished with a lower power supply, the second step completes the bitline precharge with the higher power supply. Since the higher power supply must ultimately supply the final bitline precharge voltage achieving a partial bitline precharge with a lower power supply will result in lower sram and system power.Type: GrantFiled: December 27, 2007Date of Patent: May 3, 2011Assignee: Texas Instruments IncorporatedInventor: Michael Patrick Clinton
-
Publication number: 20110069565Abstract: A memory array is provided having a memory cell coupled to a read word line and a write word line of the memory array and peripheral circuits for reading and writing to the memory cell. The memory cell comprises a storage element for storing a logical state of the memory cell powered at a reduced voltage during at least one functional operation and a write access circuit configured to connect the storage element to at least a first write bit line in the memory array in response to a write signal on the write word line for writing the logical state to the memory cell. The memory cell further comprises a read access circuit including an input node connected to the storage element and an output node connected to a read bit line of the memory array. The read access circuit is enabled and configured to read the logic state of the storage element in response to a read signal on the read word line.Type: ApplicationFiled: December 1, 2010Publication date: March 24, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Donald George Mikan, JR., Hugh Mair, Theodore W. Houston, Michael Patrick Clinton
-
Patent number: 7864600Abstract: A memory array is provided having a memory cell coupled to a read word line and a write word line of the memory array and peripheral circuits for reading and writing to the memory cell. The memory cell comprises a storage element for storing a logical state of the memory cell powered at a reduced voltage during at least one functional operation and a write access circuit configured to connect the storage element to at least a first write bit line in the memory array in response to a write signal on the write word line for writing the logical state to the memory cell. The memory cell further comprises a read access circuit including an input node connected to the storage element and an output node connected to a read bit line of the memory array. The read access circuit is enabled and configured to read the logic state of the storage element in response to a read signal on the read word line.Type: GrantFiled: June 19, 2008Date of Patent: January 4, 2011Assignee: Texas Instruments IncorporatedInventors: Donald George Mikan, Jr., Hugh Mair, Theodore W. Houston, Michael Patrick Clinton
-
Patent number: 7733686Abstract: An exemplary system and methods implementing pulse width control in SRAM bit cell arrays that vary in size are described.Type: GrantFiled: December 27, 2007Date of Patent: June 8, 2010Assignee: Texas Instruments IncorporatedInventor: Michael Patrick Clinton
-
Publication number: 20090316500Abstract: A memory array is provided having a memory cell coupled to a read word line and a write word line of the memory array and peripheral circuits for reading and writing to the memory cell. The memory cell comprises a storage element for storing a logical state of the memory cell powered at a reduced voltage during at least one functional operation and a write access circuit configured to connect the storage element to at least a first write bit line in the memory array in response to a write signal on the write word line for writing the logical state to the memory cell. The memory cell further comprises a read access circuit including an input node connected to the storage element and an output node connected to a read bit line of the memory array. The read access circuit is enabled and configured to read the logic state of the storage element in response to a read signal on the read word line.Type: ApplicationFiled: June 19, 2008Publication date: December 24, 2009Inventors: Donald George Mikan, JR., Hugh Mair, Theodore W. Houston, Michael Patrick Clinton
-
Publication number: 20090147603Abstract: The present invention describes circuitry and a method of providing a low power WRITE mode of operation for an integrated circuit comprising an SRAM memory to provide a reduced IDDQ relative to the IDDQ of a full active mode. In one aspect, the circuitry includes an SRAM memory array, mode control circuitry coupled to the array and configured to alter a supply voltage level to the SRAM array based on a mode of operation. The circuitry also includes control inputs coupled to the mode control circuitry for selecting one of the low power write mode, the full active mode, and optionally a retention mode of operation. The mode control circuitry is configured to receive the control inputs to select one of the three modes of operation, and to alter one or more supply voltage levels to the array, for example, the Vss supply voltage using a Vss supply circuit and the Vdd supply voltage using a Vdd supply circuit, based on the selected mode of operation.Type: ApplicationFiled: February 12, 2009Publication date: June 11, 2009Applicant: Texas Instruments IncorporatedInventors: Theodore Warren Houston, Michael Patrick Clinton, Bryan David Sheffield
-
Patent number: 7512030Abstract: The present invention describes circuitry and a method of providing a low power WRITE mode of operation for an integrated circuit comprising an SRAM memory to provide a reduced IDDQ relative to the IDDQ of a full active mode. In one aspect, the circuitry includes an SRAM memory array, mode control circuitry coupled to the array and configured to alter a supply voltage level to the SRAM array based on a mode of operation. The circuitry also includes control inputs coupled to the mode control circuitry for selecting one of the low power write mode, the full active mode, and optionally a retention mode of operation. The mode control circuitry is configured to receive the control inputs to select one of the three modes of operation, and to alter one or more supply voltage levels to the array, for example, the Vss supply voltage using a Vss supply circuit and the Vdd supply voltage using a Vdd supply circuit, based on the selected mode of operation.Type: GrantFiled: August 29, 2006Date of Patent: March 31, 2009Assignee: Texas Instruments IncorporatedInventors: Theodore Warren Houston, Michael Patrick Clinton, Bryan David Sheffield
-
Publication number: 20080186794Abstract: A system and are described as to adjusting voltages in a memory device, while the device is in sleep mode, to prevent or minimize voltage or current leakage of the device.Type: ApplicationFiled: December 27, 2007Publication date: August 7, 2008Applicant: Texas InstrumentsInventor: Michael Patrick Clinton
-
Publication number: 20080181038Abstract: A method and system are described for a two step precharging of bitlines in a memory array. In the first step a partial precharge of the bitline is accomplished with a lower power supply, the second step completes the bitline precharge with the higher power supply. Since the higher power supply must ultimately supply the final bitline precharge voltage achieving a partial bitline precharge with a lower power supply will result in lower sram and system power.Type: ApplicationFiled: December 27, 2007Publication date: July 31, 2008Applicant: Texas InstrumentsInventor: Michael Patrick Clinton
-
Publication number: 20080181033Abstract: A system and are described as to adjusting voltages in a memory device, while the device is in sleep mode, to prevent or minimize voltage or current leakage of the device.Type: ApplicationFiled: December 27, 2007Publication date: July 31, 2008Applicant: Texas InstrumentsInventor: Michael Patrick Clinton
-
Publication number: 20080055967Abstract: The present invention describes circuitry and a method of providing a low power WRITE mode of operation for an integrated circuit comprising an SRAM memory to provide a reduced IDDQ relative to the IDDQ of a full active mode. In one aspect, the circuitry includes an SRAM memory array, mode control circuitry coupled to the array and configured to alter a supply voltage level to the SRAM array based on a mode of operation. The circuitry also includes control inputs coupled to the mode control circuitry for selecting one of the low power write mode, the full active mode, and optionally a retention mode of operation. The mode control circuitry is configured to receive the control inputs to select one of the three modes of operation, and to alter one or more supply voltage levels to the array, for example, the Vss supply voltage using a Vss supply circuit and the Vdd supply voltage using a Vdd supply circuit, based on the selected mode of operation.Type: ApplicationFiled: August 29, 2006Publication date: March 6, 2008Inventors: Theodore Warren Houston, Michael Patrick Clinton, Bryan David Sheffield
-
Patent number: 5898623Abstract: A high speed/narrow I/O DRAM device comprises both a data input/output (I/O) port as well as a command port for receiving commands used to control the operations of the DRAM. The command port is defined as input only (i.e., for inputting command data). The present invention comprises multiplexing write data to be written and stored in the DRAM onto the command port with command data packets. The data I/O port can then become dedicated to streaming out seamless data since it no longer needs to flip between input and output data. Even greater bus efficiency can be realized if, during a command packet transfer, data writes to the DRAM are switched back to the data I/O port. With this input port switching protocol, greater bus efficiency and increased memory performance can be realized.Type: GrantFiled: October 9, 1997Date of Patent: April 27, 1999Assignee: International Business Machines CorporationInventors: Michael Patrick Clinton, Timothy Jay Dell, Erik Leigh Hedberg, Mark William Kellogg, Wilbur David Pricer