Patents by Inventor Michael R. Betker
Michael R. Betker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8910168Abstract: Described embodiments generate tasks corresponding to packets received by a network processor. A source processing module sends task messages including a task identifier and a task size to a destination processing module. The destination module receives the task message and determines a queue in which to store the task. Based on a used cache counter of the queue and a number of cache lines for the received task, the destination module determines whether the queue has reached a usage threshold. If the queue has reached the threshold, the destination module sends a backpressure message to the source module. Otherwise, if the queue has not reached the threshold, the destination module accepts the received task, stores data of the received task in the queue, increments the used cache counter for the queue corresponding to the number of cache lines for the received task, and processes the received task.Type: GrantFiled: November 28, 2012Date of Patent: December 9, 2014Assignee: LSI CorporationInventors: Deepak Mital, William Burroughs, Michael R. Betker
-
Patent number: 8873550Abstract: Described embodiments generate tasks corresponding to each packet received by a network processor. A destination processing module receives a task and determines, based on the task size, a queue in which to store the task, and whether the task is larger than space available within a current memory block of the queue. If the task is larger, an address of a next memory block in a memory is determined, and the address is provided to a source processing module of the task. The source processing module writes the task to the memory based on a provided offset address and the address of the next memory block, if provided. If a task is written to more than one memory block, the destination processing module preloads the address of the next memory block to a local memory to process queued tasks without stalling to retrieve the address of the next memory block.Type: GrantFiled: November 28, 2012Date of Patent: October 28, 2014Assignee: LSI CorporationInventors: Deepak Mital, William Burroughs, Michael R. Betker, Joseph R. Hasting
-
Patent number: 8539199Abstract: Described embodiments provide a hash processor for a system having multiple processing modules and a shared memory. The hash processor includes a descriptor table with N entries, each entry corresponding to a hash table of the hash processor. A direct mapped table in the shared memory includes at least one memory block including N hash buckets. The direct mapped table includes a predetermined number of hash buckets for each hash table. Each hash bucket includes one or more hash key and value pairs, and a link value. Memory blocks in the shared memory include dynamic hash buckets available for allocation to a hash table. A dynamic hash bucket is allocated to a hash table when the hash buckets in the direct mapped table are filled beyond a threshold. The link value in the hash bucket is set to the address of the dynamic hash bucket allocated to the hash table.Type: GrantFiled: March 12, 2011Date of Patent: September 17, 2013Assignee: LSI CorporationInventors: William Burroughs, Deepak Mital, Mohammed Reza Hakami, Michael R. Betker
-
Patent number: 8489792Abstract: Described embodiments provide a system having a bridge for connecting two different processor buses. A process monitor within the bridge allows for measuring latency of commands issued on a first bus, passing through the bridge, and executed by clients coupled to the second bus. By using identification fields associated with the command, measuring the latency of each command begins with matching the identification field of the command to an integer. As the bridge passes acknowledgements back to the first bus, the monitoring of the command is stopped when an identification field associated with an acknowledgement matches the identification field of the command being monitored. Data collected include the minimum, maximum, total latency, and the number of commands monitored. From this data, the average latency can be easily calculated.Type: GrantFiled: December 28, 2010Date of Patent: July 16, 2013Assignee: LSI CorporationInventors: Richard J. Byrne, David S. Masters, Steven J. Pollock, Michael R. Betker
-
Patent number: 8489794Abstract: Described embodiments provide a system having a bridge for connecting two different processor buses. The bridge receives a command from a first bus, the command having an identification field having a value. The command is then entered into a buffer in the bridge unless another command having the same identification field value exists in the buffer. Once the command with the same identification field value is removed from the buffer, the received command is entered into the buffer. Next, the buffered command is transmitted over a second bus. A response to the command is eventually received from the second bus, the response is transmitted over the first bus, and the command is then removed from the buffer. By not entering the received command until a similar command with the same identification value is removed from the buffer, command ordering is enforced even though multiple commands are pending in the buffer.Type: GrantFiled: December 28, 2010Date of Patent: July 16, 2013Assignee: LSI CorporationInventors: Richard J. Byrne, Michael R. Betker
-
Patent number: 8255644Abstract: Described embodiments provide a memory system including a plurality of addressable memory arrays. Data in the arrays is accessed by receiving a logical address of data in the addressable memory array and computing a hash value based on at least a part of the logical address. One of the addressable memory arrays is selected based on the hash value. Data in the selected addressable memory array is accessed using a physical address based on at least part of the logical address not used to compute the hash value. The hash value is generated by a hash function to provide essentially random selection of each of the addressable memory arrays.Type: GrantFiled: May 18, 2010Date of Patent: August 28, 2012Assignee: LSI CorporationInventors: David P. Sonnier, Michael R. Betker
-
Publication number: 20110225337Abstract: Described embodiments provide a system having a bridge for connecting two different processor buses. A process monitor within the bridge allows for measuring latency of commands issued on a first bus, passing through the bridge, and executed by clients coupled to the second bus. By using identification fields associated with the command, measuring the latency of each command begins with matching the identification field of the command to an integer. As the bridge passes acknowledgements back to the first bus, the monitoring of the command is stopped when an identification field associated with an acknowledgement matches the identification field of the command being monitored. Data collected include the minimum, maximum, total latency, and the number of commands monitored. From this data, the average latency can be easily calculated.Type: ApplicationFiled: December 28, 2010Publication date: September 15, 2011Inventors: Richard J. Byrne, David S. Masters, Steven J. Pollock, Michael R. Betker
-
Publication number: 20110225391Abstract: Described embodiments provide a hash processor for a system having multiple processing modules and a shared memory. The hash processor includes a descriptor table with N entries, each entry corresponding to a hash table of the hash processor. A direct mapped table in the shared memory includes at least one memory block including N hash buckets. The direct mapped table includes a predetermined number of hash buckets for each hash table. Each hash bucket includes one or more hash key and value pairs, and a link value. Memory blocks in the shared memory include dynamic hash buckets available for allocation to a hash table. A dynamic hash bucket is allocated to a hash table when the hash buckets in the direct mapped table are filled beyond a threshold. The link value in the hash bucket is set to the address of the dynamic hash bucket allocated to the hash table.Type: ApplicationFiled: March 12, 2011Publication date: September 15, 2011Applicant: LSI CORPORATIONInventors: William Burroughs, Deepak Mital, Mohammed Reza Hakami, Michael R. Betker
-
Publication number: 20110225334Abstract: Described embodiments provide a system having a bridge for connecting two different processor buses. The bridge receives a command from a first bus, the command having an identification field having a value. The command is then entered into a buffer in the bridge unless another command having the same identification field value exists in the buffer. Once the command with the same identification field value is removed from the buffer, the received command is entered into the buffer. Next, the buffered command is transmitted over a second bus. A response to the command is eventually received from the second bus, the response is transmitted over the first bus, and the command is then removed from the buffer. By not entering the received command until a similar command with the same identification value is removed from the buffer, command ordering is enforced even though multiple commands are pending in the buffer.Type: ApplicationFiled: December 28, 2010Publication date: September 15, 2011Inventors: Richard J. Byrne, Michael R. Betker
-
Publication number: 20100293345Abstract: Described embodiments provide a memory system including a plurality of addressable memory arrays. Data in the arrays is accessed by receiving a logical address of data in the addressable memory array and computing a hash value based on at least a part of the logical address. One of the addressable memory arrays is selected based on the hash value. Data in the selected addressable memory array is accessed using a physical address based on at least part of the logical address not used to compute the hash value. The hash value is generated by a hash function to provide essentially random selection of each of the addressable memory arrays.Type: ApplicationFiled: May 18, 2010Publication date: November 18, 2010Inventors: David P. Sonnier, Michael R. Betker
-
Patent number: 6052766Abstract: A first register stores a value that can be used as a pointer to indirectly address a second register. The first register is referred to as a pointer register and the pointer as a register pointer. The second register may be a conventional register that stores a conventional register value (i.e., a data value or a pointer to a data value stored in external memory) or another pointer register. In certain embodiments, a pointer register can also be used to store conventional register values. Pointer registers of the present invention can be used to implement efficiently certain types of digital processing, such as circular buffers, vector processing, convolutional processing, and partitioned processing, using data in registers rather than memory.Type: GrantFiled: August 18, 1998Date of Patent: April 18, 2000Assignee: Lucent Technologies Inc.Inventors: Michael R. Betker, John S. Fernando, Frank Lemmon, Shaun P. Whalen
-
Patent number: 5577230Abstract: This arbitration unit includes a request controller and two bus controllers. The request controller monitors the instruction fetch or data requests and causes the two bus controllers to implement an instruction fetch or data transfer through one of the two memory interfaces based upon a preassigned priority. Based upon at least one address bit or a control bit contained on a memory management translation table, the request controller identifies which of the memory interfaces to utilize to fetch or transfer data. Preferably, one of the storage areas is random-access memory and the other is read-only memory containing program instructions and read-only data.Type: GrantFiled: August 10, 1994Date of Patent: November 19, 1996Assignee: AT&T Corp.Inventors: Pramod V. Argade, Michael R. Betker
-
Patent number: 4757422Abstract: A dynamically balanced ion generator is provided which incorporates a detection screen and feedback loop to ensure that the number of positive and negative ions emitted from the generator are substantially equal. The detection screen is located between the ion generating electrodes and the exit port of the device, and is contructed of conductive material which captures a predetermined percentage of ions emitted by the electrodes. The detected imbalance is corrected through a feedback loop comprising an operational amplifier circuit, a low pass filter, a balance control comparator, variable duty cycle oscillator. By varying the duty cycle of the variable duty cycle oscillator, the voltage applied to the primary of a high voltage transformer is controlled such that the relative concentrations of positive and negative ions generated may be altered to compensate for any detected imbalance.Type: GrantFiled: September 15, 1986Date of Patent: July 12, 1988Assignee: Voyager Technologies, Inc.Inventors: Peter R. Bossard, Robert H. Dunphy, Jr., Michael R. Betker
-
Patent number: 4736157Abstract: An inexpensive circuit monitors the resistance between a body (e.g., a static dissipative work surface, a tool, etc.) and ground potential, and compares that resistance with high and low resistance values defining a preset resistance range. An operational amplifier is connected to the body and causes current to flow from the body and through the op amp feedback network. A switching arrangement coupled to the operational amplifier alternately switches the amplifier feedback network between low and high resistance values defining lower and upper ends, respectively, of the preset resistance range.Type: GrantFiled: July 18, 1986Date of Patent: April 5, 1988Assignee: Voyager Technologies, Inc.Inventors: Michael R. Betker, Robert H. Dunphy