Patents by Inventor Michael Raam
Michael Raam has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9760502Abstract: Method and apparatus for transferring protected data. In some embodiments, an encrypted transport solid state drive (SSD) has a non-volatile memory and a controller circuit. The controller circuit is configured to, responsive to receipt of a write command from a host device to store an encrypted data set to the non-volatile memory, decrypt the encrypted data set using a first encryption key to generate a decrypted data set, apply lossless compression to the decrypted data set to generate a decrypted compressed data set, encrypt the decrypted compressed data set using a second encryption key to generate an encrypted compressed data set, and to direct storage of the encrypted compressed data set in the non-volatile memory.Type: GrantFiled: June 26, 2015Date of Patent: September 12, 2017Assignee: Seagate Technology LLCInventor: Farbod Michael Raam
-
Patent number: 9389805Abstract: An I/O device is coupled to a computing host. In some embodiments, the device is enabled to utilize memory of the computing host not directly coupled to the device to store information such as a shadow copy of a map of the device and/or state of the device. Storage of the shadow copy of the map enables one or both of the device and the computing host to utilize the shadow copy of the map, such as to decrease read latency. Storage of the state enables the device to save volatile state that would otherwise be lost when the device enters a low-power state. In some embodiments, the device implements one or more non-standard modifiers of standard commands. The non-standard modifiers modify the execution of the standard commands, providing features not present in a host protocol having only the standard commands.Type: GrantFiled: August 8, 2012Date of Patent: July 12, 2016Assignee: Seagate Technology LLCInventors: Earl T. Cohen, Timothy L. Canepa, Farbod Michael Raam
-
Publication number: 20150293858Abstract: Method and apparatus for transferring protected data. In some embodiments, an encrypted transport solid state drive (SSD) has a non-volatile memory and a controller circuit. The controller circuit is configured to, responsive to receipt of a write command from a host device to store an encrypted data set to the non-volatile memory, decrypt the encrypted data set using a first encryption key to generate a decrypted data set, apply lossless compression to the decrypted data set to generate a decrypted compressed data set, encrypt the decrypted compressed data set using a second encryption key to generate an encrypted compressed data set, and to direct storage of the encrypted compressed data set in the non-volatile memory.Type: ApplicationFiled: June 26, 2015Publication date: October 15, 2015Inventor: Farbod Michael Raam
-
Patent number: 9069703Abstract: An encrypted transport SSD controller has an interface for receiving commands, storage addresses, and exchanging data with a host for storage of the data in a compressed (and optionally encrypted) form in Non-Volatile Memory (NVM), such as flash memory. Encrypted data received from the host is decrypted and compressed using lossless compression for advantageously reducing flash memory write amplification. The compressed data is re-encrypted and stored in the flash memory. The stored data is retrieved, decrypted, decompressed, and re-encrypted before delivery to the host. When implemented within a secure physical boundary, such as a single integrated circuit, the SSD controller protects the encrypted data, from receipt through storage within the flash memory, including delivery to the host. In specific embodiments, the controller exchanges session encryption/decryption keys with the host and/or uses a security protocol such as TCG Opal to determine encryption/decryption keys.Type: GrantFiled: April 20, 2012Date of Patent: June 30, 2015Assignee: Seagate Technology LLCInventor: Farbod Michael Raam
-
Publication number: 20140181327Abstract: An I/O device is coupled to a computing host. In some embodiments, the device is enabled to utilize memory of the computing host not directly coupled to the device to store information such as a shadow copy of a map of the device and/or state of the device. Storage of the shadow copy of the map enables one or both of the device and the computing host to utilize the shadow copy of the map, such as to decrease read latency. Storage of the state enables the device to save volatile state that would otherwise be lost when the device enters a low-power state. In some embodiments, the device implements one or more non-standard modifiers of standard commands. The non-standard modifiers modify the execution of the standard commands, providing features not present in a host protocol having only the standard commands.Type: ApplicationFiled: August 8, 2012Publication date: June 26, 2014Applicant: LSI CORPORATIONInventors: Earl T Cohen, Timothy L Canepa, Farbod Michael Raam
-
Publication number: 20140040639Abstract: An encrypted transport SSD controller has an interface for receiving commands, storage addresses, and exchanging data with a host for storage of the data in a compressed (and optionally encrypted) form in Non-Volatile Memory (NVM), such as flash memory. Encrypted data received from the host is decrypted and compressed using lossless compression for advantageously reducing flash memory write amplification. The compressed data is re-encrypted and stored in the flash memory. The stored data is retrieved, decrypted, decompressed, and re-encrypted before delivery to the host. When implemented within a secure physical boundary, such as a single integrated circuit, the SSD controller protects the encrypted data, from receipt through storage within the flash memory, including delivery to the host. In specific embodiments, the controller exchanges session encryption/decryption keys with the host and/or uses a security protocol such as TCG Opal to determine encryption/decryption keys.Type: ApplicationFiled: April 20, 2012Publication date: February 6, 2014Applicant: LSI CORPORATIONInventor: Farbod Michael Raam
-
Patent number: 6412057Abstract: A microprocessor includes an MMU which converts from a virtual address to a physical address, and an LSU which controls an execution of a load/store instruction. The LSU includes a DCACHE which temporarily stores data to read out from and to write into an external memory, an SPRAM used for a specific purpose besides caching, and an address generator which generates the virtual address to access the DCACHE and the SPRAM. The MMU generates a conversion table which performs a conversion from the virtual address to the physical address. A flag information showing whether or not the access to the SPRAM is performed is included in this conversion table. The LSU absolutely accesses the SPRAM if the flag is being set. Accordingly, it is unnecessary to allocate the SPRAM to a memory map of the main memory, and the allocation of the memory map simplifies.Type: GrantFiled: February 8, 1999Date of Patent: June 25, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Masashi Sasahara, Rakesh Agarwal, Kamran Malik, Michael Raam
-
Patent number: 6389527Abstract: The present invention comprises a LSU which executes instructions relating to load/store. The LSU includes a DCACHE which temporarily stores data read from and written to the external memory, an SPRAM used to specific purposes other than cache, and an address generator generating virtual addresses for access to the DCACHE and the SPRAM. Because the SPRAM can load and store data by a pipeline of the LSU and exchanges data with an external memory through a DMA transfer, the present invention is especially available to high-speedily process a large amount of data such as the image data. Because the LSU can access the SPRAM with the same latency as that of the DCACHE, after data being stored in the external memory is transferred to the SPRAM, the processor can access the SPRAM in order to perform data process, and it is possible to process a large amount of data with shorter time than time necessary to directly access an external memory.Type: GrantFiled: February 8, 1999Date of Patent: May 14, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Michael Raam, Toru Utsumi, Takeki Osanai, Kamran Malik