Patents by Inventor Michael Sgrosso
Michael Sgrosso has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8645623Abstract: A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller includes a PCIE end point for transferring atomic operation (DSA) requests, a data pipe section having a plurality of data pipes for passing user data; and a message engine section for passing messages among the plurality of storage processors. An acceleration path controller bypasses a DSA buffer in the absence of congestion on the network. Packets fed to the PCIE end point include an address portion having code indicating an atomic operation. An encoder converts the code from a PCIE format into the same atomic operation in SRIO format. Each one of a plurality of CPUs is adapted to perform a second DSA request during execution of a first DSA request.Type: GrantFiled: June 28, 2007Date of Patent: February 4, 2014Assignee: EMC CorporationInventors: John O'Shea, Jeffrey Kinne, Michael Sgrosso, Steven T. McClure, Yechiel Yochai
-
Patent number: 8356124Abstract: A data transfer system includes a PCI Express transaction layer having an input for serially receiving posted and non-posted request packets and completion packets; an application layer coupled to the PCI Express transaction layer for receiving posted and non-posted request packets and completion packets from the PCI Express transaction layer; a first transmission interface coupling the application layer to the PCI Express transaction layer; and a second transmission interface coupling the application layer to the PCI Express transaction layer. The PCI Express transaction layer transmits posted and non-posted request packets to the application layer over the first transmission interface and transmits completion packets to the application layer over the second transmission interface.Type: GrantFiled: May 14, 2004Date of Patent: January 15, 2013Assignee: EMC CorporationInventors: Almir Davis, Michael Sgrosso, William F. Baxter, III, Avinash Kallat
-
Patent number: 8156220Abstract: A method is provided for transmitting user data from a selected one of a plurality of data pipes. The method includes having a ring manager select one of the data pipes from a pool of the data pipes for transmission of the user data. The data is transmitted from the selected one of the data pipes at least one packet switching network. The data pipe detects whether there was an error in the transmission. If there an error detected, the data pipe generates an error interrupt for the ring manager. The ring manager detects the error interrupt and generates an error interrupt for a CPU. The ring manager removes the selected one of the data pipes from the pool of data pipes for a predetermined period of time while the ring manager continues to work on other tasks until the time has expired. During pipe retirement, the physical pipe removed from the pool of pipes is disabled and the router will then direct orphan packets to the error ring.Type: GrantFiled: September 28, 2007Date of Patent: April 10, 2012Assignee: EMC CorporationInventors: John O'Shea, Jeffrey Kinne, Michael Sgrosso, William F. Baxter, III
-
Patent number: 8090789Abstract: A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller includes a PCIE end point for transferring atomic operation (DSA) requests, a data pipe section having a plurality of data pipes for passing user data; and a message engine section for passing messages among the plurality of storage processors. An acceleration path controller bypasses a DSA buffer in the absence of congestion on the network. Packets fed to the PCIE end point include an address portion having code indicating an atomic operation. An encoder converts the code from a PCIE format into the same atomic operation in SRIO format. Each one of a plurality of CPUs is adapted to perform a second DSA request during execution of a first DSA request.Type: GrantFiled: June 28, 2007Date of Patent: January 3, 2012Assignee: EMC CorporationInventors: John O'Shea, Jeffrey Kinne, Michael Sgrosso, Steven T. McClure
-
Patent number: 7987229Abstract: A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller includes a PCIE end point for transferring atomic operation (DSA) requests, a data pipe section having a plurality of data pipes for passing user data; and a message engine section for passing messages among the plurality of storage processors. An acceleration path controller bypasses a DSA buffer in the absence of congestion on the network. Packets fed to the PCIE end point include an address portion having code indicating an atomic operation. An encoder converts the code from a PCIE format into the same atomic operation in SRIO format. Each one of a plurality of CPUs is adapted to perform a second DSA request during execution of a first DSA request.Type: GrantFiled: June 28, 2007Date of Patent: July 26, 2011Assignee: EMC CorporationInventors: Jeffrey Kinne, John O'Shea, Michael Sgrosso, William F. Baxter, III, Christopher S. MacLellan
-
Patent number: 7979588Abstract: A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller includes a PCIE end point for transferring atomic operation (DSA) requests, a data pipe section having a plurality of data pipes for passing user data; and a message engine section for passing messages among the plurality of storage processors. An acceleration path controller passes a DSA buffer in the absence of congestion on the network. Packets fed to the PCIE end point include an address portion having code indicating an atomic operation. An encoder converts the code from a PCIE format into the same atomic operation in SRIO format. Each one of a plurality of CPUs is adapted to perform a second DSA request during execution of a first DSA request.Type: GrantFiled: June 28, 2007Date of Patent: July 12, 2011Assignee: EMC CorporationInventors: Nhut Tran, Michael Sgrosso, James M. Guyer, William F. Baxter, III
-
Patent number: 7979572Abstract: A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller includes a PCIE end point for transferring atomic operation (DSA) requests, a data pipe section having a plurality of data pipes for passing user data; and a message engine section for passing messages among the plurality of storage processors. An acceleration path controller bypasses a DSA buffer in the absence of congestion on the network. Packets fed to the PCIE end point include an address portion having code indicating an atomic operation. An encoder converts the code from a PCIE format into the same atomic operation in SRIO format. Each one of a plurality of CPUs is adapted to perform a second DSA request during execution of a first DSA request.Type: GrantFiled: June 28, 2007Date of Patent: July 12, 2011Assignee: EMC CorporationInventors: Nhut Tran, Michael Sgrosso, William F. Baxter, III, James M. Guyer
-
Patent number: 7769928Abstract: A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller includes a PCIE end point for transferring atomic operation (DSA) requests, a data pipe section having a plurality of data pipes for passing user data; and a message engine section for passing messages among the plurality of storage processors. An acceleration path controller bypasses a DSA buffer in the absence of congestion on the network. Packets fed to the PCIE end point include an address portion having code indicating an atomic operation. An encoder converts the code from a PCIE format into the same atomic operation in SRIO format. Each one of a plurality of CPUs is adapted to perform a second DSA request during execution of a first DSA request.Type: GrantFiled: June 28, 2007Date of Patent: August 3, 2010Assignee: EMC CorporationInventors: Nhut Tran, Michael Sgrosso, William F. Baxter, III, James M. Guyer
-
Patent number: 7729239Abstract: An end point controller includes two of ingress/egress port pairs. A first one of the ingress/egress ports is adapted to send and receive one of a pair of types of information packets and a second one of the ingress/egress ports is adapted to send and receive the other one of the pair of types of information packets. A controller is coupled to the two port pairs for coupling one of ingress/egress ports to an input/output port selectively in accordance with the type of the information packet on the ingress/egress ports and the availability of the end point controller to a network. One of the egress ports is directly coupled to the output port to the network if the information packet is at such port and the end point controller has been granted access to the network while other information at the pair of egress ports is buffered prior to being coupled to the output.Type: GrantFiled: December 27, 2004Date of Patent: June 1, 2010Assignee: EMC CorporationInventors: Alexander Y. Aronov, Stephen D. MacArthur, Michael Sgrosso, William F. Baxter, III
-
Patent number: 7707367Abstract: A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller includes a PCIE end point for transferring atomic operation (DSA) requests, a data pipe section having a plurality of data pipes for passing user data; and a message engine section for passing messages among the plurality of storage processors. An acceleration path controller bypasses a DSA buffer in the absence of congestion on the network. Packets fed to the PCIE end point include an address portion having code indicating an atomic operation. An encoder converts the code from a PCIE format into the same atomic operation in SRIO format. Each one of a plurality of CPUs is adapted to perform a second DSA request during execution of a first DSA request.Type: GrantFiled: June 28, 2007Date of Patent: April 27, 2010Assignee: EMC CorporationInventors: Nhut Tran, Michael Sgrosso, William F. Baxter, III, Christopher S. MacLellan
-
Patent number: 7631128Abstract: A data storage system having protocol controller for converting packets between PCIE format used by a storage processor and Rapid IO format used by a packet switching network. The controller includes a PCIE end point for transferring atomic operation (DSA) requests, a data pipe section having a plurality of data pipes for passing user data; and a message engine section for passing messages among the plurality of storage processors. An acceleration path controller bypasses a DSA buffer in the absence of congestion on the network. Packets fed to the PCIE end point include an address portion having code indicating an atomic operation. An encoder converts the code from a PCIE format into the same atomic operation in SRIO format. Each one of a plurality of CPUs is adapted to perform a second DSA request during execution of a first DSA request.Type: GrantFiled: June 28, 2007Date of Patent: December 8, 2009Assignee: EMC CorporationInventors: Michael Sgrosso, William F. Baxter, III, Jeffrey Kinne, Christopher S. MacLellan, John O'Shea