Patents by Inventor Michal Valient
Michal Valient has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11257278Abstract: Techniques are disclosed relating to memory allocation for graphics surfaces. In some embodiments, graphics processing circuitry is configured to access a graphics surface based on an address in a surface space assigned to the graphics surface. In some embodiments, first translation circuitry is configured to translate address information for the surface space to address information in the virtual space based on one or more of the translation entries. In some embodiments, the graphics processing circuitry is configured to provide an address for the access to the graphics surface based on translation by the first translation circuitry and second translation circuitry configured to translate the address in the virtual space to an address in a physical space of a memory configured to store the graphics surface. The disclosed techniques may allow sparse allocation of large graphics surfaces, in various embodiments.Type: GrantFiled: November 19, 2020Date of Patent: February 22, 2022Assignee: Apple Inc.Inventors: Anthony P. DeLaurier, Michael J. Swift, Michal Valient, Robert S. Hartog, Tyson J. Bergland, Gokhan Avkarogullari
-
Patent number: 11120591Abstract: One disclosed embodiment includes a method of graphics processing. The method includes receiving a first function, wherein the first function indicates a desired sampling rate for image content, wherein the desired sampling rate differs in a first location along a first axial direction and a second location along the first axial direction, and wherein the image content is divided into a plurality of tiles, determining a first rasterization rate for each tile of the plurality of tiles based, at least in part, on the desired sampling rate indicated by the first function corresponding to each respective tile, receiving one or more primitives associated with content for display, rasterizing at least a portion of a primitive associated with a respective tile based, at least in part, on the determined first rasterization rate for the respective tile, and displaying an image based on the rasterized portion of the primitive.Type: GrantFiled: May 31, 2019Date of Patent: September 14, 2021Assignee: Apple Inc.Inventors: Michal Valient, Michael Imbrogno, Rohan Sehgal, Kyle C. Piddington, Matthijs L. van der Meide
-
Patent number: 11094036Abstract: The disclosure pertains to techniques for operation of graphics systems and task execution on a graphics processor.Type: GrantFiled: April 16, 2020Date of Patent: August 17, 2021Assignee: Apple Inc.Inventors: Michal Valient, Sean P. James, Gokhan Avkarogullari, Alexander K. Kan, Michael Imbrogno
-
Publication number: 20210074053Abstract: Techniques are disclosed relating to memory allocation for graphics surfaces. In some embodiments, graphics processing circuitry is configured to access a graphics surface based on an address in a surface space assigned to the graphics surface. In some embodiments, first translation circuitry is configured to translate address information for the surface space to address information in the virtual space based on one or more of the translation entries. In some embodiments, the graphics processing circuitry is configured to provide an address for the access to the graphics surface based on translation by the first translation circuitry and second translation circuitry configured to translate the address in the virtual space to an address in a physical space of a memory configured to store the graphics surface. The disclosed techniques may allow sparse allocation of large graphics surfaces, in various embodiments.Type: ApplicationFiled: November 19, 2020Publication date: March 11, 2021Inventors: Anthony P. DeLaurier, Michael J. Swift, Michal Valient, Robert S. Hartog, Tyson J. Bergland, Gokhan Avkarogullari
-
Patent number: 10896525Abstract: This disclosure includes example embodiments of graphics processor memory management systems that support the use of graphical textures that are not fully bound or “backed” in memory throughout their entire lifespans. Such graphical textures are referred to herein as “sparse textures.” According to some embodiments, sparse textures may be split into fixed-dimension pages in memory wherein, during execution, a user may indicate a desire to map certain pages to physical memory locations and populate such pages with the underlying data. In other embodiments, statistical information obtained from the graphics processor is used to aid in the determination of whether or not a given texture (or portion of a texture) needs physical memory backing. In yet other embodiments, the graphics processor may also enforce ordering guarantees, e.g., in instances when there are fewer pages in memory available than there is a need for backing of at a given moment in time.Type: GrantFiled: May 31, 2019Date of Patent: January 19, 2021Assignee: Apple Inc.Inventors: Michal Valient, Michael Imbrogno, Karol E. Czaradzki, Narayanan Swaminathan
-
Patent number: 10872458Abstract: Techniques are disclosed relating to memory allocation for graphics surfaces. In some embodiments, graphics processing circuitry is configured to access a graphics surface based on an address in a surface space assigned to the graphics surface. In some embodiments, first translation circuitry is configured to access one or more entries in a set of multiple translation entries for pages of the surface space (where the translation entries are stored using addresses in a virtual space and map pages of the surface space to the virtual space) and translate address information for the surface space to address information in the virtual space based on one or more of the translation entries.Type: GrantFiled: September 6, 2019Date of Patent: December 22, 2020Assignee: Apple Inc.Inventors: Anthony P. DeLaurier, Michael J. Swift, Michal Valient, Robert S. Hartog, Tyson J. Bergland, Gokhan Avkarogullari
-
Publication number: 20200380734Abstract: This disclosure includes example embodiments of graphics processor memory management systems that support the use of graphical textures that are not fully bound or “backed” in memory throughout their entire lifespans. Such graphical textures are referred to herein as “sparse textures.” According to some embodiments, sparse textures may be split into fixed-dimension pages in memory wherein, during execution, a user may indicate a desire to map certain pages to physical memory locations and populate such pages with the underlying data. In other embodiments, statistical information obtained from the graphics processor is used to aid in the determination of whether or not a given texture (or portion of a texture) needs physical memory backing. In yet other embodiments, the graphics processor may also enforce ordering guarantees, e.g., in instances when there are fewer pages in memory available than there is a need for backing of at a given moment in time.Type: ApplicationFiled: May 31, 2019Publication date: December 3, 2020Inventors: Michal Valient, Michael Imbrogno, Karol E. Czaradzki, Narayanan Swaminathan
-
Publication number: 20200380744Abstract: One disclosed embodiment includes a method of graphics processing. The method includes receiving a first function, wherein the first function indicates a desired sampling rate for image content, wherein the desired sampling rate differs in a first location along a first axial direction and a second location along the first axial direction, and wherein the image content is divided into a plurality of tiles, determining a first rasterization rate for each tile of the plurality of tiles based, at least in part, on the desired sampling rate indicated by the first function corresponding to each respective tile, receiving one or more primitives associated with content for display, rasterizing at least a portion of a primitive associated with a respective tile based, at least in part, on the determined first rasterization rate for the respective tile, and displaying an image based on the rasterized portion of the primitive.Type: ApplicationFiled: May 31, 2019Publication date: December 3, 2020Inventors: Michal Valient, Michael Imbrogno, Rohan Sehgal, Kyle C. Piddington, Matthijs L. van der Meide
-
Patent number: 10789756Abstract: Systems, methods, and computer readable media to encode and execute an indirect command buffer are described. A processor creates an indirect command buffer that is configured to be encoded into by a graphics processor at a later point in time. The processor encodes, within a command buffer, a produce command that references the indirect command buffer, where the produce command triggers execution on the graphics processor of a first operation that encodes a set of commands within the data structure. The processor also encodes, within the command buffer, a consume command that triggers execution on the graphics processor of a second operation that executes the set of commands encoded within the data structure. After encoding the command buffer, a processor commits the command buffer for execution on the graphics processor.Type: GrantFiled: April 22, 2019Date of Patent: September 29, 2020Assignee: Apple Inc.Inventors: Michael Imbrogno, Michal Valient
-
Publication number: 20200242726Abstract: The disclosure pertains to techniques for operation of graphics systems and task execution on a graphics processor.Type: ApplicationFiled: April 16, 2020Publication date: July 30, 2020Inventors: Michal Valient, Sean P. James, Gokhan Avkarogullari, Alexander K. Kan, Michael Imbrogno
-
Patent number: 10657619Abstract: The disclosure pertains to techniques for operation of graphics systems and task execution on a graphics processor.Type: GrantFiled: June 2, 2017Date of Patent: May 19, 2020Assignee: Apple Inc.Inventors: Michal Valient, Sean P. James, Gokhan Avkarogullari, Alexander K. Kan, Michael Imbrogno
-
Publication number: 20190355163Abstract: Systems, methods, and computer readable media to encode and execute an indirect command buffer are described. A processor creates an indirect command buffer that is configured to be encoded into by a graphics processor at a later point in time. The processor encodes, within a command buffer, a produce command that references the indirect command buffer, where the produce command triggers execution on the graphics processor of a first operation that encodes a set of commands within the data structure. The processor also encodes, within the command buffer, a consume command that triggers execution on the graphics processor of a second operation that executes the set of commands encoded within the data structure. After encoding the command buffer, a processor commits the command buffer for execution on the graphics processor.Type: ApplicationFiled: April 22, 2019Publication date: November 21, 2019Inventors: Michael Imbrogno, Michal Valient
-
Patent number: 10269167Abstract: Systems, methods, and computer readable media to encode and execute an indirect command buffer are described. A processor creates an indirect command buffer that is configured to be encoded into by a graphics processor at a later point in time. The processor encodes, within a command buffer, a produce command that references the indirect command buffer, where the produce command triggers execution on the graphics processor a first operation that encodes a set of commands within the data structure. The processor also encodes, within the command buffer, a consume command that triggers execution on the graphics processor a second operation that executes the set of commands encoded within the data structure. After encoding the command buffer, a processor commits the command buffer for execution on the graphics processor.Type: GrantFiled: May 21, 2018Date of Patent: April 23, 2019Assignee: Apple Inc.Inventors: Michael Imbrogno, Michal Valient
-
Publication number: 20180350029Abstract: The disclosure pertains to techniques for operation of graphics systems and task execution on a graphics processor.Type: ApplicationFiled: June 2, 2017Publication date: December 6, 2018Inventors: Michal Valient, Sean P. James, Gokhan Avkarogullari, Alexander K. Kan, Michael Imbrogno