Patents by Inventor Michiel J. Van Duuren
Michiel J. Van Duuren has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8525250Abstract: According to certain embodiments, a non-volatile memory device on a semiconductor substrate having a semiconductor surface layer comprises a channel region that extends in a first direction between the source and drain regions. The gate is disposed near the channel region and the memory element is disposed in between the channel region and the gate. The channel region is disposed within a beam-shaped semiconductor layer, with the beam-shaped semiconductor layer extending in the first direction between the source and drain regions and having lateral surfaces extending parallel to the first direction. The memory element comprises a charge-trapping stack so as to embed therein the beam-shaped semiconductor layer in a U-shaped form.Type: GrantFiled: December 18, 2006Date of Patent: September 3, 2013Assignee: NXP B.V.Inventors: Robertus T. F. Van Schaijk, Francois Neuilly, Michiel J. Van Duuren
-
Patent number: 8334559Abstract: A semiconductor storage device includes a semiconductor substrate having a first region of a first conductivity type in between respective regions of an opposite conductivity type, at least the first region being covered by a first dielectric layer, a polysilicon floating gate placed on the first dielectric layer over the first region, said floating gate being surrounded by an insulating material; and a metal control gate structure adjacent to the polysilicon floating gate, the metal control gate structure being capacitively coupled to said floating gate. A method of manufacturing such a semiconductor storage device is also disclosed.Type: GrantFiled: May 14, 2010Date of Patent: December 18, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Nader Akil, Michiel J. Van Duuren
-
Patent number: 8168524Abstract: The present invention provides a non-volatile memory device and a method for manufacturing such a device. The device comprises a floating gate (16), a control gate (19) and a separate erase gate (10). The erase gate (10) is provided in or on isolation zones (2) provided in the substrate (1). Because of that, the erase gates (10) do not add to the cell size. The capacitance between the erase gate (10) and the floating gate (16) is small compared with the capacitance between the control gate (19) and the floating gate (16), and the charged floating gate (16) is erased by Fowler-Nordheim tunneling through the oxide layer between the erase gate (10) and the floating gate (16).Type: GrantFiled: March 17, 2010Date of Patent: May 1, 2012Assignee: NXP B.V.Inventors: Robertus T. F. van Schaijk, Michiel J. van Duuren
-
Patent number: 7952932Abstract: Consistent with an example embodiment, a non-volatile memory cell on a semiconductor substrate includes a first and a second transistor. Each transistor is arranged a s a memory element that includes two diffusion regions capable of either acting as a source or drain, a charge storage element and a control gate element. A channel region is located intermediate the two diffusion regions. The charge storage element is located over the channel region and the control gate element is arranged on top of the charge storage element. One diffusion region of the first transistor and one diffusion region of the second transistor form a common diffusion region. The other diffusion region of the first transistor is connected as first diffusion region to a first bit line, the other diffusion region of the second transistor is connected as second diffusion region to a second bit line and the common diffusion region is connected to a sensing line.Type: GrantFiled: July 3, 2007Date of Patent: May 31, 2011Assignee: NXP B.V.Inventors: Michiel J. Van Duuren, Robertus T. F. Van Schaijk
-
Publication number: 20100308394Abstract: A semiconductor storage device includes a semiconductor substrate having a first region of a first conductivity type in between respective regions of an opposite conductivity type, at least the first region being covered by a first dielectric layer, a polysilicon floating gate placed on the first dielectric layer over the first region, said floating gate being surrounded by an insulating material; and a metal control gate structure adjacent to the polysilicon floating gate, the metal control gate structure being capacitively coupled to said floating gate. A method of manufacturing such a semiconductor storage device is also disclosed.Type: ApplicationFiled: May 14, 2010Publication date: December 9, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Nader Akil, Michiel J. Van Duuren
-
Publication number: 20090278186Abstract: A double gate transistor on a semiconductor substrate (2) includes a first diffusion region (S2), a second diffusion region (S3), and a double gate (FG, CG). The first and second diffusion regions (S2, S3) are arranged in the substrate spaced by a channel region (CR). The double gate includes a first gate electrode (FG) and a second gate electrode (CG). The first gate electrode is separated from the second gate electrode by an interpoly dielectric layer (IPD). The first gate electrode is arranged above the channel region and is separated from the channel region by a gate oxide layer (G). The second gate electrode is shaped as a central body. The interpoly dielectric layer is arranged as a conduit-shaped layer surrounding an external surface (A1) of the body of the second gate electrode. The interpoly dielectric layer is surrounded by the first gate electrode.Type: ApplicationFiled: June 6, 2007Publication date: November 12, 2009Applicant: NXP B.V.Inventors: Jan Sonsky, Michiel J. Van Duuren
-
Publication number: 20090268527Abstract: The present invention relates to a memory device, hereinafter SONOS memory device, comprising SONOS memory cells having a control gate terminal connected to a SONOS layer stack with a nitride layer, a source terminal and a drain terminal; and a programming unit, which is connected to the drain terminal and to the control gate terminal and which is configured to apply a predetermined positive drain voltage to the drain terminal of the selected SONOS memory cell and a predetermined negative gate voltage to the control gate terminal of the selected SONOS memory cell each upon receiving a programming request addressed to a selected SONOS memory cell, the drain voltage and the gate voltage being suitable for creating hot holes at a drain side of the selected SONOS memory cell in a gate-assisted band-to-band-tunneling process and for injecting the hot holes into the nitride layer of the selected SONOS memory cell, thus switching the selected SONOS memory cell from a high-VT state to a low-VT state.Type: ApplicationFiled: May 16, 2007Publication date: October 29, 2009Applicant: NXP B.V.Inventors: Michiel J. Van Duuren, Robertus T.F. Van Schaijk, Nader Akil
-
Publication number: 20090225604Abstract: A non-volatile memory cell on a semiconductor substrate includes a first and a second transistor. Each transistor is arranged as a memory element that includes two diffusion regions capable of acting as either source or drain, a charge storage element and a control gate element. A channel region is located intermediate the two diffusion regions. The charge storage element is located over the channel region, the control gate element is arranged on top of the charge storage element. One diffusion region of the first transistor and one diffusion region of the second transistor form a common diffusion region. The other diffusion region of the first transistor is connected as first diffusion region to a first bit line, the other diffusion region of the second transistor is connected as second diffusion region to a second bit line and the common diffusion region is connected to a sensing line.Type: ApplicationFiled: July 3, 2007Publication date: September 10, 2009Applicant: NXP B.V.Inventors: Michiel J. Van Duuren, Robertus T.F. Van Schaijk
-
Publication number: 20080272427Abstract: A non-volatile memory device on a semiconductor substrate having a semiconductor surface layer (2) comprises a source region (12,S), a drain region (12,D), a channel region (CO), a memory element (ME), and a gate (G). The channel region (CO) extends in a first direction (X) between the source region (12,S) and the drain region (12,D). The gate (G) is disposed near the channel region (CO) and the memory element (ME) is disposed in between the channel region (CO) and the gate. The channel region is disposed within a beam-shaped semiconductor layer (4), with the beam-shaped semiconductor layer (4a, 4b, 4c, 4d) extending in the first direction (X) between the source (12,S) and drain (12,D) regions and having lateral surfaces (4a, 4b, 4c, 4d) extending parallel to the first direction (X).Type: ApplicationFiled: December 18, 2006Publication date: November 6, 2008Applicant: NXP B.V.Inventors: Robertus T.F. Van Schaijk, Francois Neuilly, Michiel J. Van Duuren