Patents by Inventor Michiharu Hara
Michiharu Hara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9698801Abstract: A phase locked loop circuit control device includes: a phase locked loop circuit configured to generate a clock signal; and a control unit configured to, when being instructed to change a frequency of the clock signal from a current frequency to a target frequency, control the phase locked loop circuit to make the frequency change stepwise from the current frequency to the target frequency, in which the control unit changes the frequency of the clock signal by a first change amount in a first frequency range out of the range of the current frequency to the target frequency, and changes the frequency of the clock signal by a second change amount in a second frequency range out of the range of the current frequency to the target frequency.Type: GrantFiled: March 9, 2016Date of Patent: July 4, 2017Assignee: Fujitsu LimitedInventors: Shinnosuke Fujiwara, Michiharu Hara
-
Patent number: 9590639Abstract: A semiconductor device includes: a circuit configured to operate according to a clock; a temperature sensor configured to detect a temperature of the circuit; and a controller configured to control a frequency of the clock based on a temporal difference of power consumption of the circuit when the temperature detected by the temperature sensor exceeds a predetermined value.Type: GrantFiled: December 17, 2014Date of Patent: March 7, 2017Assignee: FUJITSU LIMITEDInventors: Yukihito Kawabe, Michiharu Hara
-
Publication number: 20160352342Abstract: A phase locked loop circuit control device includes: a phase locked loop circuit configured to generate a clock signal; and a control unit configured to, when being instructed to change a frequency of the clock signal from a current frequency to a target frequency, control the phase locked loop circuit to make the frequency change stepwise from the current frequency to the target frequency, in which the control unit changes the frequency of the clock signal by a first change amount in a first frequency range out of the range of the current frequency to the target frequency, and changes the frequency of the clock signal by a second change amount in a second frequency range out of the range of the current frequency to the target frequency.Type: ApplicationFiled: March 9, 2016Publication date: December 1, 2016Applicant: FUJITSU LIMITEDInventors: Shinnosuke FUJIWARA, Michiharu Hara
-
Publication number: 20150194969Abstract: A semiconductor device includes: a circuit configured to operate according to a clock; a temperature sensor configured to detect a temperature of the circuit; and a controller configured to control a frequency of the clock based on a temporal difference of power consumption of the circuit when the temperature detected by the temperature sensor exceeds a predetermined value.Type: ApplicationFiled: December 17, 2014Publication date: July 9, 2015Applicant: FUJITSU LIMITEDInventors: Yukihito Kawabe, michiharu hara
-
Patent number: 8731688Abstract: A processing apparatus, which contains a processor that executes a program includes a series of instructions, includes a log recording unit configured to record an operation log of the processing apparatus; a managing unit configured to control a recording operation performed by the log recording unit and read the operation log recorded in the log recording unit; an input unit configured to detect, from among the series of instructions of the executed program; a start instruction that starts a process for delivering a control instruction destined for the managing unit to the managing unit and deliver the control instruction to the managing unit in response to the start instruction; and an output unit configured to receive the operation log read by the managing unit.Type: GrantFiled: March 17, 2010Date of Patent: May 20, 2014Assignee: Fujitsu LimitedInventors: Iwao Yamazaki, Michiharu Hara, Eiji Yamanaka
-
Publication number: 20140095841Abstract: A processor including a circuit unit includes a state information holding unit, a direction controller, a direction generator, and a direction execution unit. The state information holding unit holds state information indicating a state of the circuit unit. The direction controller decodes a first direction for generating a control direction that is contained in a program. The direction generator generates a second direction when the first direction decoded by the direction controller is a direction for generating the second direction for reading the state information from the state information holding unit. The direction execution unit reads the state information from the state information holding unit based on the second direction generated by the direction generator so as to store the state information in a register unit that is capable of being read from a program.Type: ApplicationFiled: December 5, 2013Publication date: April 3, 2014Applicant: FUJITSU LIMITEDInventors: MASANORI DOI, Michiharu HARA, Iwao YAMAZAKI, Ryuichi SUNAYAMA
-
Publication number: 20140068299Abstract: When a result of detection by a current sensor 22 represents the occurrence of an overcurrent, comparators 23 of PSUs 2 transmit a present report indicating that fact to an SP 1. Receiving the present report, an FPGA 12 of the SP 1 turns on a forcible low-power signal. A forcible power saving control circuit 32 of a CPU 3 directly inputs a forcible-low-power-mode signal, turns on the signal, and controls an instruction issuance control unit that is configured to issue an instruction in the CPU 3, so as to immediately decrease the frequency at which the instruction issuance control unit issues instructions. This control is cancelled after the DVFS control circuit 35 has reduced the voltage of power output from a DDC 4 and a clock frequency output from a PLL circuit.Type: ApplicationFiled: August 27, 2013Publication date: March 6, 2014Applicant: FUJITSU LIMITEDInventors: HIDEYUKI KOINUMA, HIROMI FUKUMURA, MICHIHARU HARA, HIRONOBU KAGEYAMA, TOSHIO YOSHIDA
-
Patent number: 8656197Abstract: A semiconductor device includes: a frequency setting information storage unit that stores sets of frequency information indicating setting of a frequency supplied by an oscillation unit and frequency identification information identifying the frequency information and outputs one of a plurality of pieces of the frequency information to the oscillation unit based on frequency identification information inputted thereinto; a speed setting information storage unit that stores speed identification information indicating a speed of the semiconductor device and frequency identification information corresponding to the speed identification information; a frequency identification information count unit that holds a value of the frequency identification information inputted into the frequency setting information storage unit; and a control unit that causes the frequency identification information count unit to increment or decrement the held value of the frequency identification information to approach a value of theType: GrantFiled: December 18, 2012Date of Patent: February 18, 2014Assignee: Fujitsu LimitedInventor: Michiharu Hara
-
Publication number: 20130249610Abstract: A semiconductor device includes: a frequency setting information storage unit that stores sets of frequency information indicating setting of a frequency supplied by an oscillation unit and frequency identification information identifying the frequency information and outputs one of a plurality of pieces of the frequency information to the oscillation unit based on frequency identification information inputted thereinto; a speed setting information storage unit that stores speed identification information indicating a speed of the semiconductor device and frequency identification information corresponding to the speed identification information; a frequency identification information count unit that holds a value of the frequency identification information inputted into the frequency setting information storage unit; and a control unit that causes the frequency identification information count unit to increment or decrement the held value of the frequency identification information to approach a value of theType: ApplicationFiled: December 18, 2012Publication date: September 26, 2013Inventor: Michiharu HARA
-
Patent number: 8060778Abstract: A processor having a plurality of hardware resources can perform separate controls within a proper range according to the dependent relations of hardware resources troubled. In case a notification is made of the failure of the hardware resources constituting the processor, a processor control method decides the range of the hardware resources, which cannot be used because of that failure, as a failure range, on the basis of the dependencies of the individual hardware resources predetermined, and stops the use of the hardware resources of the failure range on the basis of that decision result. When the use of the hardware resources indicated by the failure range is stopped, the hardware is not stopped before a predetermined operation is performed not to affect the instruction processing procedure outside of the failure range.Type: GrantFiled: August 27, 2008Date of Patent: November 15, 2011Assignee: Fujitsu LimitedInventor: Michiharu Hara
-
Publication number: 20100242025Abstract: A processing apparatus, which contains a processor that executes a program includes a series of instructions, includes a log recording unit configured to record an operation log of the processing apparatus; a managing unit configured to control a recording operation performed by the log recording unit and read the operation log recorded in the log recording unit; an input unit configured to detect, from among the series of instructions of the executed program; a start instruction that starts a process for delivering a control instruction destined for the managing unit to the managing unit and deliver the control instruction to the managing unit in response to the start instruction; and an output unit configured to receive the operation log read by the managing unit.Type: ApplicationFiled: March 17, 2010Publication date: September 23, 2010Applicant: FUJITSU LIMITEDInventors: Iwao Yamazaki, Michiharu Hara, Eiji Yamanaka
-
Publication number: 20090049336Abstract: A processor having a plurality of hardware resources can perform separate controls within a proper range according to the dependent relations of hardware resources troubled. In case a notification is made of the failure of the hardware resources constituting the processor, a processor control method decides the range of the hardware resources, which cannot be used because of that failure, as a failure range, on the basis of the dependencies of the individual hardware resources predetermined, and stops the use of the hardware resources of the failure range on the basis of that decision result. When the use of the hardware resources indicated by the failure range is stopped, the hardware is not stopped before a predetermined operation is performed not to affect the instruction processing procedure outside of the failure range.Type: ApplicationFiled: August 27, 2008Publication date: February 19, 2009Applicant: FUJITSU LIMITEDInventor: Michiharu HARA
-
Patent number: 6530013Abstract: In an instruction control apparatus that enables a plurality of instructions of different instruction lengths to be selected simultaneously from an instruction buffer, the amount of circuitry is reduced while achieving high speed processing. The instruction control apparatus includes a selection circuit and a pointer that points to the beginning of the next instruction word, within the instruction sequence fetched in a holding means, to be loaded into an execution stage. The selection circuit first selects a portion of the instruction sequence, starting from the beginning pointed to by the pointer and extending until reaching a maximum length of instructions that can be loaded into the execution stage, then simultaneously examines the lengths of instructions contained in the selected portion on the basis of a minimum instruction length unit, and selects the plurality of instructions to be loaded into the execution stage, based on the combination of the instruction lengths.Type: GrantFiled: December 16, 1999Date of Patent: March 4, 2003Assignee: Fujitsu LimitedInventors: Michiharu Hara, Aiichiro Inoue