Patents by Inventor MICRON TECHNOLOGY
MICRON TECHNOLOGY has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130339580Abstract: Stripe-based non-volatile multilevel memory operation can include writing a number of lower stripes including programming a number of lower pages of information in each of the number of lower stripes. An upper stripe can be written including programming a number of upper pages of the information in the upper stripe. Each of the number of upper pages can correspond to a respective one of the number of lower pages. Each of the respective ones of the number of lower pages corresponding to the number of upper pages can be programmed in a different lower stripe of the number of lower stripes.Type: ApplicationFiled: April 9, 2013Publication date: December 19, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130308388Abstract: System and method for executing a global memory command in a multi-chip non-volatile memory device having a plurality of non-volatile memories. The global memory command is received at each non-volatile memory concurrently. The memory command is initiated at different times relative to receiving the global memory command for at least two of the plurality of non-volatile memory to mitigate peak power consumption.Type: ApplicationFiled: April 30, 2013Publication date: November 21, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130223145Abstract: Memory devices and bulk storage devices configured to program a memory cell to a target threshold voltage representing a data pattern of more than one bit and read the data pattern of more than one bit of the memory cell in a single read operation by generating a signal that is representative of an actual threshold voltage of the memory cell.Type: ApplicationFiled: March 28, 2013Publication date: August 29, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130224916Abstract: Embodiments of a dielectric layer containing a hafnium tantalum titanium oxide film structured as one or more monolayers include the dielectric layer disposed in a transistor. An embodiment may include forming a hafnium tantalum titanium oxide film using a monolayer or partial monolayer sequencing process such as reaction sequence atomic layer deposition.Type: ApplicationFiled: March 25, 2013Publication date: August 29, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130221318Abstract: Some embodiments include memory cells. The memory cells may have a first electrode, and a trench-shaped programmable material structure over the first electrode. The trench-shape defines an opening. The programmable material may be configured to reversibly retain a conductive bridge. The memory cell may have an ion source material directly against the programmable material, and may have a second electrode within the opening defined by the trench-shaped programmable material. Some embodiments include arrays of memory cells. The arrays may have first electrically conductive lines, and trench-shaped programmable material structures over the first lines. The trench-shaped structures may define openings within them. Ion source material may be directly against the programmable material, and second electrically conductive lines may be over the ion source material and within the openings defined by the trench-shaped structures.Type: ApplicationFiled: April 4, 2013Publication date: August 29, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130227206Abstract: A method includes responding to a wear-level operation request by copying data from a first portion of a first memory array to a second portion of the first memory array, and copying metadata associated with the data from a third portion of a second memory array to a fourth portion of the second memory array. The first memory array includes a NAND or NAND-based memory array, and the second memory array includes non-volatile memory including at least one of the group consisting of: phase-change memory, EEPROM, and NOR flash memory.Type: ApplicationFiled: April 5, 2013Publication date: August 29, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130224923Abstract: A stacked non-volatile memory device uses amorphous silicon based thin film transistors stacked vertically. Each layer of transistors or cells is formed from a deposited a-Si channel region layer having a predetermined concentration of carbon to form a carbon rich silicon film or silicon carbide film, depending on the carbon content. The dielectric stack is formed over the channel region layer. In one embodiment, the dielectric stack is an ONO structure. The control gate is formed over the dielectric stack. This structure is repeated vertically to form the stacked structure. In one embodiment, the carbon content of the channel region layer is reduced for each subsequently formed layer.Type: ApplicationFiled: March 25, 2013Publication date: August 29, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130220549Abstract: Apparatus, systems and methods for plasma etching substrates are provided that achieve dissipation of charge build-up on a substrate being plasma etched to avoid notching or twisting in high aspect ratio contents and similar features. Charge build-up on a substrate being etched by plasma etching can be dissipated by a method for etching a substrate, the method comprising: providing a plasma processing chamber comprising a chamber enclosure and a substrate support adapted to support a substrate within the chamber enclosure; supporting a substrate on the substrate support; forming a plasma within the chamber enclosure such that a surface of the substrate is in contact with the plasma; etching the substrate by generating a negative bias on the substrate surface relative to the plasma; and intermittently changing the bias on the substrate surface to positive relative to the plasma. The present method can be integrated into known plasma processing systems.Type: ApplicationFiled: April 2, 2013Publication date: August 29, 2013Applicant: MICRON TECHNOLOGY, INC.Inventor: MICRON TECHNOLOGY, INC.
-
Publication number: 20130227247Abstract: The present disclosure includes devices, systems, and methods for memory address translation. One or more embodiments include a memory array and a controller coupled to the array. The array includes a first table having a number of records, wherein each record includes a number of entries, wherein each entry includes a physical address corresponding to a data segment stored in the array and a logical address. The controller includes a second table having a number of records, wherein each record includes a number of entries, wherein each entry includes a physical address corresponding to a record in the first table and a logical address. The controller also includes a third table having a number of records, wherein each record includes a number of entries, wherein each entry includes a physical address corresponding to a record in the second table and a logical address.Type: ApplicationFiled: April 9, 2013Publication date: August 29, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130221446Abstract: Semiconductor devices are described that have a metal interconnect extending vertically through a portion of the device to the back side of a semiconductor substrate. A top region of the metal interconnect is located vertically below a horizontal plane containing a metal routing layer. Method of fabricating the semiconductor device can include etching a via into a semiconductor substrate, filling the via with a metal material, forming a metal routing layer subsequent to filling the via, and removing a portion of a bottom of the semiconductor substrate to expose a bottom region of the metal filled via.Type: ApplicationFiled: March 26, 2013Publication date: August 29, 2013Applicant: MICRON TECHNOLOGY, INC.Inventor: MICRON TECHNOLOGY, INC.
-
Publication number: 20130221312Abstract: Semiconductor structures include PrCaMnO (PCMO) material formed by atomic layer deposition. The PCMO material is formed by exposing a surface of a substrate to a manganese-containing precursor, an oxygen-containing precursor, a praseodymium-containing precursor and a calcium-containing precursor. The resulting PCMO material is crystalline.Type: ApplicationFiled: April 10, 2013Publication date: August 29, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130221419Abstract: A memcapacitor device includes a pair of opposing conductive electrodes. A semiconductive material including mobile dopants within a dielectric and a mobile dopant barrier dielectric material are received between the pair of opposing conductive electrodes. The semiconductive material and the barrier dielectric material are of different composition relative one another which is at least characterized by at least one different atomic element. One of the semiconductive material and the barrier dielectric material is closer to one of the pair of electrodes than is the other of the semiconductive material and the barrier dielectric material. The other of the semiconductive material and the barrier dielectric material is closer to the other of the pair of electrodes than is the one of the semiconductive material and the barrier dielectric material. Other implementations are disclosed, including field effect transistors, memory arrays, and methods.Type: ApplicationFiled: April 8, 2013Publication date: August 29, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130227203Abstract: Apparatus and methods are disclosed, such as those that provide dynamic block allocations in NAND flash memory between single-level cells (SLC) and multi-level cells (MLC) based on characteristics. In one embodiment, a memory controller dynamically switches between programming and/or reprogramming blocks between SLC mode and MLC mode based on the amount of memory available for use. When memory usage is low, SLC mode is used. When memory usage is high, MLC mode is used. Dynamic block allocation allows a memory controller to obtain the performance and reliability benefits of SLC mode while retaining the space saving benefits of MLC mode.Type: ApplicationFiled: March 18, 2013Publication date: August 29, 2013Applicant: MICRON TECHNOLOGY, INC.Inventor: MICRON TECHNOLOGY, INC.
-
Publication number: 20130215668Abstract: Methods, devices, and systems associated with multilevel phase change memory cells are described herein. One or more embodiments of the present disclosure include operating a phase change memory device by placing a phase change memory cell in a reset state and applying a selected programming pulse to the phase change memory cell in order to program the cell to one of a number of intermediate states between the reset state and a set state associated with the cell. The selected programming pulse includes an uppermost magnitude applied for a particular duration, the particular duration depending on to which one of the number of intermediate states the memory cell is to be programmed.Type: ApplicationFiled: March 19, 2013Publication date: August 22, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130215688Abstract: Voltage switches, memory devices, memory systems, and methods for switching are disclosed. One such voltage switch uses a pair of switch circuits coupled in series, each switch circuit being driven by a level shift circuit. Each switch circuit uses a group of series coupled transistors with a parallel control transistor where the number of transistors in each group may be determined by an expected switch input voltage and a maximum allowable voltage drop for each transistor. A voltage of a particular state of an enable signal is shifted up to the switch input voltage by the level shift circuits. The particular state of the enable signal turns on the voltage switch such that the switch output voltage is substantially equal to the switch input voltage.Type: ApplicationFiled: March 25, 2013Publication date: August 22, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130214847Abstract: Methods, devices, and systems for using and forming vertically base-connected bipolar transistors have been shown. The vertically base-connected bipolar transistors in the embodiments of the present disclosure are formed with a CMOS fabrication technique that decreases the transistor size while maintaining the high performance characteristics of a bipolar transistor.Type: ApplicationFiled: April 2, 2013Publication date: August 22, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130217183Abstract: Stacked microfeature devices and associated methods of manufacture are disclosed. A package in accordance with one embodiment includes first and second microfeature devices having corresponding first and second bond pad surfaces that face toward each other. First bond pads can be positioned at least proximate to the first bond pad surface and second bond pads can be positioned at least proximate to the second bond pad surface. A package connection site can provide electrical communication between the first microfeature device and components external to the package. A wirebond can be coupled between at least one of the first bond pads and the package connection site, and an electrically conductive link can be coupled between the first microfeature device and at least one of the second bond pads of the second microfeature device. Accordingly, the first microfeature device can form a portion of an electrical link to the second microfeature device.Type: ApplicationFiled: March 18, 2013Publication date: August 22, 2013Applicant: MICRON TECHNOLOGY, INC.Inventor: Micron Technology, Inc.
-
Publication number: 20130215680Abstract: Apparatus, methods, and systems are disclosed, including those to improve program voltage distribution width using automatic selective slow program convergence (ASSPC). One such method may include determining whether a threshold voltage (Vt) associated with a memory cell has reached a particular pre-program verify voltage. In response to the determination, a voltage applied to a bit-line coupled to the memory cell may be automatically incremented at least twice as the program voltage is increased, until the cell is properly programmed. Additional embodiments are also described.Type: ApplicationFiled: April 1, 2013Publication date: August 22, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130215681Abstract: Sense amplifiers and memory devices include a current source coupled to a bit line connection, a sensing transistor having a control gate coupled to the bit line connection, and a data latch coupled to a source/drain region of the sensing transistor.Type: ApplicationFiled: March 25, 2013Publication date: August 22, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.
-
Publication number: 20130219113Abstract: The present disclosure includes methods and devices for a memory system controller. In one or more embodiments, a memory system controller includes a host interface communicatively coupled to a system controller. The system controller has a number of memory interfaces, and is configured for controlling a plurality of intelligent storage nodes communicatively coupled to the number of memory interfaces. The system controller includes logic configured to map between physical and logical memory addresses, and logic configured to manage wear level across the plurality of intelligent storage nodes.Type: ApplicationFiled: April 2, 2013Publication date: August 22, 2013Applicant: Micron Technology, Inc.Inventor: Micron Technology, Inc.