Patents by Inventor Mikhail Bershteyn
Mikhail Bershteyn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230351085Abstract: A method includes: loading a circuit design including a plurality of combinational elements and controlled by a user clock; detecting strongly connected components (SCCs) corresponding to the plurality of combinational elements in the circuit design; inserting a plurality of break registers into the circuit design, each break register being between two combinational elements of a corresponding SSC of the SCCs to break the corresponding SCC, the plurality of break registers being clocked by a relaxation clock; detecting, by a processor, during an emulation run of the circuit design, one or more value mismatches across an input pin and an output pin of one or more break registers of the plurality of break registers based on a relaxation cycle of the relaxation clock, the one or more break registers being associated with one or more SCCs exhibiting instability; and reporting an instability event based on the one or more value mismatches.Type: ApplicationFiled: April 29, 2022Publication date: November 2, 2023Inventors: Srivatsan RAGHAVAN, Vinod CHANDRASEKARAN, Mikhail BERSHTEYN
-
Publication number: 20220391568Abstract: A system obtains deterministic results of netlist transformation in a multi-processor parallel computing system. The system receives a netlist. The system determines a set of components representing components with assigned identifiers. The system determines identifiers for remaining components. The system visits a component of the remaining components of the netlist in a topological order starting from the set of components. The system assigns a new identifier to the visited component. The new identifier is generated based on properties of the visited component and a connection of the visited component with at least one component of the set of components. Once the component is assigned an identifier, the system adds the component to the set of components. The system repeats these steps to assign an identifier to remaining components that are not included in the set.Type: ApplicationFiled: May 23, 2022Publication date: December 8, 2022Inventors: Mikhail Bershteyn, Olivier Rene Coudert, Florent Sébastien Marc Emmanuel Claude Duru
-
Publication number: 20220382942Abstract: Described is a configuration to remove false paths from an emulation netlist in a chip design under test (DUT). The configuration identifies, in an original netlist, an original subgraph of original logic gates, a subset of inputs (TI), and a subset of outputs (TO). The configuration generates a replicated subgraph of the original subgraph, the replicated subgraph having replicated logic gates corresponding to the original logic gates. The configuration connects the TI with a first replicated logic gate to a constant propagation source and remaining inputs of the replicated logic gates with corresponding original logic gates in the original netlist. The configuration disconnects, in the original netlist, output loads of TO, and connects the output loads of TO with a corresponding equivalent TO in the replicated subgraph. The configuration deletes, in the original netlist, original logic gates unconnected with an output load for TO in the original netlist.Type: ApplicationFiled: May 23, 2022Publication date: December 1, 2022Inventors: Florent Sébastien Marc Emmanuel Claude Duru, Gilles Pierre Rémond, Olivier Rene Coudert, Mikhail Bershteyn
-
Publication number: 20180004877Abstract: Systems and methods for collecting signal values in FPGA based emulation machine. A single LUT is used to observe three observable points within a VLSI. A 6-input LUT is used to implement scan cells. Each scan cell implements a 4:1 multiplexer using the 6-input LUT. Each scan cell also uses three registers. The first and second register are used to sample and hold signals from the first two of the three observable points associated with that scan cell. The third register is used to capture the output of the 4:1 multiplexer.Type: ApplicationFiled: May 16, 2017Publication date: January 4, 2018Inventor: Mikhail Bershteyn
-
Patent number: 8959010Abstract: A method and apparatus for redundant communication channels in an emulation system is disclosed. A processor-based emulation system has a plurality of emulation chips on an emulation board. The emulation chips have a plurality of processor clusters. Signals are sent over one or more communication channels between processor clusters, including from a processor cluster on one emulation chip to a processor cluster on another emulation chip. Copies of the same signal may be sent in duplicate over separate communication channels. If a communication channel failure is detected, instruction memory is modified so that a processor cluster's instructions no longer address a first cluster memory location, but instead address a second cluster memory location of a non-failed communication channel. By using redundant communication channels, emulation system interconnect reliability is increased and recompilation of the design under verification may be avoided.Type: GrantFiled: December 8, 2011Date of Patent: February 17, 2015Assignee: Cadence Design Systems, Inc.Inventors: Mikhail Bershteyn, Mitchell G. Poplack, Viktor Salitrennik
-
Patent number: 8743735Abstract: Various embodiments of the present invention are generally directed to a method and system for functionally verifying a network device design programmed into a hardware logic verification system. The method and system encapsulates and de-encapsulates test patterns generated by a tester application into and out of network packets, which are further encapsulated into and de-encapsulated from enclosing data packets for fast and efficient delivery to the network device. Such method and system decreases functional verification times for a network device DUT while requiring little to no modification of existing tester applications and functional verification hardware.Type: GrantFiled: January 18, 2012Date of Patent: June 3, 2014Assignee: Cadence Design Systems, Inc.Inventors: Mikhail Bershteyn, Stephen Frederick Seeley
-
Patent number: 8612201Abstract: A hardware emulation system having a heterogeneous cluster of processors is described. The apparatus for emulating a hardware design comprises a plurality of processors, where each processor performs a different function during an emulation cycle. The method performed by the apparatus comprises using a data fetch processor to retrieve data from a data array, evaluating the retrieved data using the data fetch processor to produce an output bit, supplying the output bit to an intracluster crossbar and using a data store processor to store the output bit in the data array.Type: GrantFiled: April 11, 2006Date of Patent: December 17, 2013Assignee: Cadence Design Systems, Inc.Inventors: Mikhail Bershteyn, Mitchell G. Poplack, Beshara G. Elmufdi
-
Patent number: 8468009Abstract: A hardware emulator having an emulation unit with a shadow processor is described. The shadow processor is capable of performing an extra look up table (LUT) operation in addition to the LUT operation performed by a processor within the emulation unit. The emulation unit comprises a memory for supplying a first amount of data to a shadow processor register, wherein the shadow processor register stores the first amount of data for later retrieval. The data stored in the shadow processor register function as operands for a truth table stored in the memory and are used to select a function bit out from the memory. The selected function bit out represents a Boolean evaluation of the operands.Type: GrantFiled: September 28, 2006Date of Patent: June 18, 2013Assignee: Cadence Design Systems, Inc.Inventors: Mikhail Bershteyn, Beshara G. Elmufdi
-
Patent number: 8027828Abstract: A method, apparatus and method for compiling a hardware design for performing hardware emulation using synchronized processors is described. The apparatus comprises a plurality of processors defining a processor group for evaluating data regarding a hardware design and a synchronizer for synchronizing the operation of the processor group while emulating at least a portion of the hardware design. The method comprises providing a synchronization signal to a plurality of processors defining a processor group for evaluating data regarding a hardware design, receiving a ready signal from the processor group, and providing an execution signal to the processor group, where the execution signal causes the processor group to evaluate a submodel. The method for compiling the hardware design comprises converting at least one high-level construct into a sequence of operations and identifying a sequence of operations that comprise at least one conditional submodel.Type: GrantFiled: May 31, 2006Date of Patent: September 27, 2011Assignee: Cadence Design Systems, Inc.Inventors: Mikhail Bershteyn, Charles Berghorn, Mitchell G. Poplack
-
Patent number: 7908465Abstract: A method and apparatus for emulating a hardware design comprising an instruction execution unit for executing at least one instruction, a memory for providing data to the instruction execution unit for processing into an output bit, and a write enable logic for controlling writing the output bit from the instruction execution unit to the memory. In this manner, the output bit produced by the instruction execution unit executing an instruction may be selectably stored in memory to facilitate efficient processing of conditional emulation operations.Type: GrantFiled: November 17, 2006Date of Patent: March 15, 2011Assignee: Cadence Design Systems, Inc.Inventors: Mitchell G. Poplack, Mikhail Bershteyn
-
Patent number: 7739097Abstract: A hardware emulation system is disclosed which reduces hardware cost by time multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The hardware emulation system comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces through the use of multiplexing.Type: GrantFiled: April 22, 2002Date of Patent: June 15, 2010Assignee: Quickturn Design Systems Inc.Inventors: Stephen P. Sample, Mikhail Bershteyn, Michael R. Butts, Jerry R. Bauer
-
Publication number: 20070282589Abstract: A method, apparatus and method for compiling a hardware design for performing hardware emulation using synchronized processors is described. The apparatus comprises a plurality of processors defining a processor group for evaluating data regarding a hardware design and a synchronizer for synchronizing the operation of the processor group while emulating at least a portion of the hardware design. The method comprises providing a synchronization signal to a plurality of processors defining a processor group for evaluating data regarding a hardware design, receiving a ready signal from the processor group, and providing an execution signal to the processor group, where the execution signal causes the processor group to evaluate a submodel. The method for compiling the hardware design comprises converting at least one high-level construct into a sequence of operations and identifying a sequence of operations that comprise at least one conditional submodel.Type: ApplicationFiled: May 31, 2006Publication date: December 6, 2007Applicant: Cadence Design Systems, Inc.Inventors: Mikhail Bershteyn, Charles Berghorn, Mitchell G. Poplack
-
Publication number: 20070239422Abstract: A hardware emulation system having a heterogeneous cluster of processors is described. The apparatus for emulating a hardware design comprises a plurality of processors, where each processor performs a different function during an emulation cycle. The method performed by the apparatus comprises using a data fetch processor to retrieve data from a data array, evaluating the retrieved data using the data fetch processor to produce an output bit, supplying the output bit to an intracluster crossbar and using a data store processor to store the output bit in the data array.Type: ApplicationFiled: April 11, 2006Publication date: October 11, 2007Applicant: Cadence Design Systems, Inc.Inventors: Mikhail Bershteyn, Mitchell Poplack, Beshara Elmufdi
-
Publication number: 20050027647Abstract: A method for prepayment of mortgage having an associated fixed interest rate where the payoff amount is lowered in proportion with the difference between said fixed interest rate and the market interest rate for similar new mortgages. A method for prepayment of mortgage having an associated fixed interest rate or an adjustable interest rate and an associated rate adjustment schedule where the payoff amount is lowered in proportion with the difference between the principal amount of debt and the price that such mortgage would fetch if sold in the secondary market. Methods are used to offer borrowers mortgage prepayment incentive in an economic environment characterized by increasing interest rates.Type: ApplicationFiled: July 29, 2003Publication date: February 3, 2005Inventor: Mikhail Bershteyn
-
Patent number: 6732068Abstract: A hardware emulation system is disclosed which reduces hardware cost by time-multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The reconfigurable logic system of the present invention comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces. A logic analyzer for a hardware emulation system is also disclosed. The logic circuits necessary for executing logic analyzer functions is programmed into the programmable resources in the logic chips of the emulation system.Type: GrantFiled: August 2, 2001Date of Patent: May 4, 2004Assignee: Quickturn Design Systems Inc.Inventors: Stephen P. Sample, Mikhail Bershteyn, Michael R. Butts, Jerry R. Bauer
-
Publication number: 20030074178Abstract: A hardware emulation system is disclosed which reduces hardware cost by time-multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The reconfigurable logic system of the present invention comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces. A logic analyzer for a hardware emulation system is also disclosed. The logic circuits necessary for executing logic analyzer functions is programmed into the programmable resources in the logic chips of the emulation system.Type: ApplicationFiled: April 22, 2002Publication date: April 17, 2003Applicant: Quickturn Design Systems, Inc.Inventors: Stephen P. Sample, Mikhail Bershteyn, Michael R. Butts, Jerry R. Bauer
-
Publication number: 20020161568Abstract: A hardware emulation system is disclosed which reduces hardware cost by time-multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The reconfigurable logic system of the present invention comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces. A logic analyzer for a hardware emulation system is also disclosed. The logic circuits necessary for executing logic analyzer functions is programmed into the programmable resources in the logic chips of the emulation system.Type: ApplicationFiled: August 2, 2001Publication date: October 31, 2002Applicant: Quickturn Design Systems, Inc.Inventors: Stephen P. Sample, Mikhail Bershteyn, Michael R. Butts, Jerry R. Bauer
-
Patent number: 6377912Abstract: A hardware emulation system is disclosed which reduces hardware cost by time-multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The reconfigurable logic system of the present invention comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common pins and circuit board traces. A logic analyzer for a hardware emulation system is also disclosed. The logic circuits necessary for executing logic analyzer functions is programmed into the programmable resources in the logic chips of the emulation system.Type: GrantFiled: August 13, 1999Date of Patent: April 23, 2002Assignee: Quickturn Design Systems, Inc.Inventors: Stephen P. Sample, Mikhail Bershteyn, Michael R. Butts, Jerry R. Bauer
-
Patent number: 6058492Abstract: A method and apparatus for combining emulation and simulation of a logic design. The method and apparatus can be used with a logic design that includes gate-level descriptions, behavioral representations, structural representations, or a combination thereof. The emulation and simulation portions are combined in a manner that minimizes the time for transferring data between the two portions. Simulation is performed by one or more microprocessors while emulation is performed in reconfigurable hardware such as field programmable gate arrays. When multiple microprocessors are employed, independent portions of the logic design are selected to be executed on the multiple synchronized microprocessors. Reconfigurable hardware also performs event detecting and scheduling operations to aid the simulation, and to reduce processing time.Type: GrantFiled: November 12, 1998Date of Patent: May 2, 2000Assignee: Quickturn Design Systems, Inc.Inventors: Stephen P. Sample, Mikhail Bershteyn
-
Patent number: 5960191Abstract: A hardware emulation system is disclosed which reduces hardware cost by time-multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The reconfigurable logic system of the present invention comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces. A logic analyzer for a hardware emulation system is also disclosed. The logic circuits necessary for executing logic analyzer functions is programmed into the programmable resources in the logic chips of the emulation system.Type: GrantFiled: May 30, 1997Date of Patent: September 28, 1999Assignee: Quickturn Design Systems, Inc.Inventors: Stephen P. Sample, Mikhail Bershteyn, Michael R. Butts, Jerry R. Bauer