Patents by Inventor Mikio HONDO
Mikio HONDO has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10496540Abstract: A processor includes a cache memory, an issuing unit that issues, with respect to all element data as a processing object of a load instruction, a cache request to the cache memory for each of a plurality of groups which are divided to include element data, a comparing unit that compares addresses of the element data as the processing object of the load instruction, and determines whether element data in a same group are simultaneously accessible, and a control unit that accesses the cache memory according to the cache request registered in a load queue registering one or more cache requests issued from the issuing unit. The control unit processes by one access whole element data determined to be simultaneously accessible by the comparing unit.Type: GrantFiled: July 27, 2016Date of Patent: December 3, 2019Assignee: FUJITSU LIMITEDInventors: Hideki Okawara, Noriko Takagi, Yasunobu Akizuki, Kenichi Kitamura, Mikio Hondo
-
Patent number: 10037188Abstract: An arithmetic processing device includes: a first memory configured to store values of a first coefficient of a logarithmic function, where the logarithmic function is decomposed into a series operation term and the coefficient term, depending on respective values of a first bit group included in operand data of a first instruction to calculate the value of the first coefficient; a second memory configured to store values of a second coefficient included in the series operation term depending on the respective values of the first bit group included in operand data of a second instruction to calculate the value of the second coefficient; and a selector configured to select the value of the first coefficient read from the first memory based on the execution of the first instruction and select the value of the second coefficient read from the second memory based on the execution of the second instruction.Type: GrantFiled: July 7, 2016Date of Patent: July 31, 2018Assignee: FUJITSU LIMITEDInventor: Mikio Hondo
-
Publication number: 20170060748Abstract: A processor includes a cache memory, an issuing unit that issues, with respect to all element data as a processing object of a load instruction, a cache request to the cache memory for each of a plurality of groups which are divided to include element data, a comparing unit that compares addresses of the element data as the processing object of the load instruction, and determines whether element data in a same group are simultaneously accessible, and a control unit that accesses the cache memory according to the cache request registered in a load queue registering one or more cache requests issued from the issuing unit. The control unit processes by one access whole element data determined to be simultaneously accessible by the comparing unit.Type: ApplicationFiled: July 27, 2016Publication date: March 2, 2017Applicant: FUJITSU LIMITEDInventors: Hideki Okawara, Noriko Takagi, YASUNOBU AKIZUKI, Kenichi Kitamura, Mikio Hondo
-
Publication number: 20170017466Abstract: An arithmetic processing device includes: a first memory configured to store values of a first coefficient of a logarithmic function, where the logarithmic function is decomposed into a series operation term and the coefficient term, depending on respective values of a first bit group included in operand data of a first instruction to calculate the value of the first coefficient; a second memory configured to store values of a second coefficient included in the series operation term depending on the respective values of the first bit group included in operand data of a second instruction to calculate the value of the second coefficient; and a selector configured to select the value of the first coefficient read from the first memory based on the execution of the first instruction and select the value of the second coefficient read from the second memory based on the execution of the second instruction.Type: ApplicationFiled: July 7, 2016Publication date: January 19, 2017Applicant: FUJITSU LIMITEDInventor: Mikio Hondo
-
Patent number: 9477442Abstract: A processor includes: an exponent generating unit that generates an exponent part of a coefficient represented by a floating point number format based on a first part of received input data, the coefficient being obtained when an exponential function is decomposed into a series operation and the coefficient for the series operation; a storage unit that stores a mantissa part of the coefficient; a constant generating unit that reads constant data corresponding to a second part of the input data from the storage unit; and a selecting unit that selects and outputs the constant data from the constant generating unit when an instruction to be executed is a coefficient calculation instruction for calculation of the coefficient of the exponential function.Type: GrantFiled: September 8, 2014Date of Patent: October 25, 2016Assignee: FUJITSU LIMITEDInventor: Mikio Hondo
-
Patent number: 9442836Abstract: An arithmetic processing device having an allocation unit configured to reserve a memory allocation area in a memory and register address range information indicating an address range of the memory allocation area in an address range table, in response to an execution of a memory area allocation function requesting memory area allocation, and a determination unit configured to refer to the address range table and perform determination processing as to whether or not an access destination address of a memory access instruction is within an address range indicated by the address range information registered in the address range table, in response to an execution of the memory access instruction relating to the memory allocation area.Type: GrantFiled: August 21, 2014Date of Patent: September 13, 2016Assignee: FUJITSU LIMITEDInventors: Shuji Yamamura, Masaharu Maruyama, Toshio Yoshida, Ryuji Kan, Naohiro Kiyota, Mikio Hondo, Tsuyoshi Motokurumada
-
Patent number: 9430397Abstract: A processor includes a directory cache provided with a data cache, a memory directory to hold directory information, to hold dirty information indicating if held directory information is the same as that held in the memory directory, and local information indicating that the directory information of the memory directory is not held in a data cache of a different processor when the directory information from the memory directory is registered, and makes a setting such that the directory information of the memory directory is the same as directory information held in a data cache of a different processor as dirty information of the directory cache when the directory information of the directory cache and the local information of the directory cache indicate that the directory information of the memory directory is not held in the data cache of the different processor.Type: GrantFiled: August 28, 2013Date of Patent: August 30, 2016Assignee: FUJITSU LIMITEDInventor: Mikio Hondo
-
Publication number: 20150089180Abstract: An arithmetic processing device having an allocation unit configured to reserve a memory allocation area in a memory and register address range information indicating an address range of the memory allocation area in an address range table, in response to an execution of a memory area allocation function requesting memory area allocation, and a determination unit configured to refer to the address range table and perform determination processing as to whether or not an access destination address of a memory access instruction is within an address range indicated by the address range information registered in the address range table, in response to an execution of the memory access instruction relating to the memory allocation area.Type: ApplicationFiled: August 21, 2014Publication date: March 26, 2015Inventors: Shuji Yamamura, Masaharu Maruyama, Toshio Yoshida, RYUJI KAN, NAOHIRO KIYOTA, Mikio Hondo, TSUYOSHI MOTOKURUMADA
-
Publication number: 20140379772Abstract: A processor includes: an exponent generating unit that generates an exponent part of a coefficient represented by a floating point number format based on a first part of received input data, the coefficient being obtained when an exponential function is decomposed into a series operation and the coefficient for the series operation; a storage unit that stores a mantissa part of the coefficient; a constant generating unit that reads constant data corresponding to a second part of the input data from the storage unit; and a selecting unit that selects and outputs the constant data from the constant generating unit when an instruction to be executed is a coefficient calculation instruction for calculation of the coefficient of the exponential function.Type: ApplicationFiled: September 8, 2014Publication date: December 25, 2014Inventor: Mikio Hondo
-
Publication number: 20140019690Abstract: A request storing unit in a PF port stores an expanded request. A PF port entry selecting unit controls two pre-fetch requests expanded from the expanded request to consecutively be input to a L2-pipe. When only one of the expanded two pre-fetch requests is aborted, the PF port entry selecting unit further controls the requests such that the aborted pre-fetch request is input to the L2-pipe as the highest priority request. Further, the PF port entry selecting unit receives the number of available resources from a resource managing unit in order to select a pre-fetch request to be input to a pipe inputting unit based on the number of available resources.Type: ApplicationFiled: September 18, 2013Publication date: January 16, 2014Applicant: FUJITSU LIMITEDInventors: Toru HIKICHI, Mikio Hondo
-
Publication number: 20130346702Abstract: A processor includes a directory cache provided with a data cache, a memory directory to hold directory information, to hold dirty information indicating if held directory information is the same as that held in the memory directory, and local information indicating that the directory information of the memory directory is not held in a data cache of a different processor when the directory information from the memory directory is registered, and makes a setting such that the directory information of the memory directory is the same as directory information held in a data cache of a different processor as dirty information of the directory cache when the directory information of the directory cache and the local information of the directory cache indicate that the directory information of the memory directory is not held in the data cache of the different processor.Type: ApplicationFiled: August 28, 2013Publication date: December 26, 2013Applicant: FUJITSU LIMITEDInventor: Mikio HONDO