Patents by Inventor Mineo Noguchi
Mineo Noguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10818337Abstract: A semiconductor memory device is provided with a row control circuit, in order to dissolve a Row Hammer issue. The row control circuit is configured to: (A) latches one of (a) a target address upon issuing of an ACTIVE command to the semiconductor memory device, and (b) a row address of a victim cell in which data of a memory cell is affected by the target address, as a victim address by using a predetermined row address latch method; and then, (B) refreshes the victim cell having the victim address by a predetermined refresh method upon issuing of a REFRESH command.Type: GrantFiled: August 2, 2017Date of Patent: October 27, 2020Assignee: ZENTEL JAPAN CORPORATIONInventors: Bunsho Kuramori, Mineo Noguchi, Akihiro Hirota, Masahiro Ishihara, Mitsuru Yoneyama, Takashi Kubo, Masaru Haraguchi, Jun Setogawa, Hironori Iga
-
Publication number: 20190362774Abstract: A semiconductor memory device is provided with a row control circuit, in order to dissolve a Row Hammer issue. The row control circuit is configured to: (A) latches one of (a) a target address upon issuing of an ACTIVE command to the semiconductor memory device, and (b) a row address of a victim cell in which data of a memory cell is affected by the target address, as a victim address by using a predetermined row address latch method; and then, (B) refreshes the victim cell having the victim address by a predetermined refresh method upon issuing of a REFRESH command.Type: ApplicationFiled: August 2, 2017Publication date: November 28, 2019Inventors: Bunsho KURAMORI, Mineo NOGUCHI, Akihiro HIROTA, Masahiro ISHIHARA, Mitsuru YONEYAMA, Takashi KUBO, Masaru HARAGUCHI, Jun SETOGAWA, Hironori IGA
-
Patent number: 7581882Abstract: A bandgap reference circuit inputs a reference potential trimming signal therein, generates a reference potential using PN-junction diode characteristics and generates a first temperature-dependent potential dependent on the temperature. A subtraction amplifier circuit inputs the reference potential, the first temperature-dependent potential and a subtracter trimming signal therein and generates a second temperature-dependent potential amplified by subtraction amplification of both a constant bias potential obtained by performing multiplication on the reference potential and the first temperature-dependent potential. An A/D converter inputs the reference potential and the second temperature-dependent potential therein and A/D-converts the second temperature-dependent potential by reference to the reference potential to thereby output temperature decision results.Type: GrantFiled: January 17, 2007Date of Patent: September 1, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Mineo Noguchi
-
Patent number: 7548131Abstract: An output signal ZA of NAND 48a is given to a first input of NAND 48b and is given to a second input of the above NAND 48b, simultaneously through a delay circuit. Furthermore, an output signal ZB of the NAND 48b is given to the first input of NAND 48a and is given to the second input of NAND 48a, simultaneously through a delay circuit. The delay circuit includes a charging and discharging circuit consisting of a NMOS 42 having the conductivity controlled by a voltage VN depending on a temperature signal from a temperature-dependent current source 30 and a capacitor 44, and a NMOS 45 being turned on/off by the voltage of the above capacitor 44. By setting temperature characteristics of the voltage VN and temperature characteristics of the threshold voltage of the NMOS 45 so as to cancel each other, the oscillation frequency variation of the oscillation circuit consisting of astable multi-vibrators can be restrained.Type: GrantFiled: May 29, 2007Date of Patent: June 16, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Mineo Noguchi
-
Patent number: 7468624Abstract: A step-down power supply receives an external power supply voltage and supplies power at a reduced voltage from an output node to a load. The power supply also receives a reference voltage and a control signal indicating the whether the load is active or not. The reduced power supply voltage is held equal to the reference voltage by adjustment of the voltage at an internal control node. To prevent fluctuations in the reduced power supply voltage at active-inactive transitions of the load, the power supply includes circuitry for pulling the voltage at the internal control node both up and down, circuitry for leaking current from the output node to ground, circuitry for temporarily raising and lowering the reference voltage, or a capacitor coupling the reference voltage signal line to the control signal line.Type: GrantFiled: September 28, 2007Date of Patent: December 23, 2008Inventors: Hitoshi Yamada, Mineo Noguchi
-
Publication number: 20080084249Abstract: An output signal ZA of NAND 48a is given to a first input of NAND 48b and is given to a second input of the above NAND 48b, simultaneously through a delay circuit. Furthermore, an output signal ZB of the NAND 48b is given to the first input of NAND 48a and is given to the second input of NAND 48a, simultaneously through a delay circuit. The delay circuit includes a charging and discharging circuit consisting of a NMOS 42 having the conductivity controlled by a voltage VN depending on a temperature signal from a temperature-dependent current source 30 and a capacitor 44, and a NMOS 45 being turned on/off by the voltage of the above capacitor 44. By setting temperature characteristics of the voltage VN and temperature characteristics of the threshold voltage of the NMOS 45 so as to cancel each other, the oscillation frequency variation of the oscillation circuit consisting of astable multi-vibrators can be restrained.Type: ApplicationFiled: May 29, 2007Publication date: April 10, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Mineo Noguchi
-
Publication number: 20080018388Abstract: A step-down power supply receives an external power supply voltage and supplies power at a reduced voltage from an output node to a load. The power supply also receives a reference voltage and a control signal indicating the whether the load is active or not. The reduced power supply voltage is held equal to the reference voltage by adjustment of the voltage at an internal control node. To prevent fluctuations in the reduced power supply voltage at active-inactive transitions of the load, the power supply includes circuitry for pulling the voltage at the internal control node both up and down, circuitry for leaking current from the output node to ground, circuitry for temporarily raising and lowering the reference voltage, or a capacitor coupling the reference voltage signal line to the control signal line.Type: ApplicationFiled: September 28, 2007Publication date: January 24, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventors: Hitoshi YAMADA, Mineo NOGUCHI
-
Patent number: 7307469Abstract: A step-down power supply receives an external power supply voltage and supplies power at a reduced voltage from an output node to a load. The power supply also receives a reference voltage and a control signal indicating the whether the load is active or not. The reduced power supply voltage is held equal to the reference voltage by adjustment of the voltage at an internal control node. To prevent fluctuations in the reduced power supply voltage at active-inactive transitions of the load, the power supply includes circuitry for pulling the voltage at the internal control node both up and down, circuitry for leaking current from the output node to ground, circuitry for temporarily raising and lowering the reference voltage, or a capacitor coupling the reference voltage signal line to the control signal line.Type: GrantFiled: July 8, 2005Date of Patent: December 11, 2007Assignee: Oki Electric Industry Co., Ltd.Inventors: Hitoshi Yamada, Mineo Noguchi
-
Publication number: 20070171956Abstract: A bandgap reference circuit inputs a reference potential trimming signal therein, generates a reference potential using PN-junction diode characteristics and generates a first temperature-dependent potential dependent on the temperature. A subtraction amplifier circuit inputs the reference potential, the first temperature-dependent potential and a subtracter trimming signal therein and generates a second temperature-dependent potential amplified by subtraction amplification of both a constant bias potential obtained by performing multiplication on the reference potential and the first temperature-dependent potential. An A/D converter inputs the reference potential and the second temperature-dependent potential therein and A/D-converts the second temperature-dependent potential by reference to the reference potential to thereby output temperature decision results.Type: ApplicationFiled: January 17, 2007Publication date: July 26, 2007Inventor: Mineo Noguchi
-
Patent number: 7035161Abstract: An I/O interface circuit immediately close to a bank having a plurality of memory cells and an I/O circuit is directly connected to data line pairs via a switching circuit. Another I/O interface circuit is connected to other data line pairs via switching circuits and data bus pairs. Consequently the number of lines of the data bus pairs provided within the chip of the semiconductor integrated circuit is half of the number in the prior art, and the chip area can be reduced.Type: GrantFiled: December 10, 2003Date of Patent: April 25, 2006Assignee: OKI Electric Industry Co., Ltd.Inventor: Mineo Noguchi
-
Publication number: 20060017496Abstract: A step-down power supply receives an external power supply voltage and supplies power at a reduced voltage from an output node to a load. The power supply also receives a reference voltage and a control signal indicating the whether the load is active or not. The reduced power supply voltage is held equal to the reference voltage by adjustment of the voltage at an internal control node. To prevent fluctuations in the reduced power supply voltage at active-inactive transitions of the load, the power supply includes circuitry for pulling the voltage at the internal control node both up and down, circuitry for leaking current from the output node to ground, circuitry for temporarily raising and lowering the reference voltage, or a capacitor coupling the reference voltage signal line to the control signal line.Type: ApplicationFiled: July 8, 2005Publication date: January 26, 2006Applicant: Oki Electric Industry Co., Ltd.Inventors: Hitoshi Yamada, Mineo Noguchi
-
Publication number: 20040141369Abstract: An I/O interface circuit immediately close to a bank having a plurality of memory cells and an I/O circuit is directly connected to data line pairs via a switching circuit. Another I/O interface circuit is connected to other data line pairs via switching circuits and data bus pairs. Consequently the number of lines of the data bus pairs provided within the chip of the semiconductor integrated circuit is half of the number in the prior art, and the chip area can be reduced.Type: ApplicationFiled: December 10, 2003Publication date: July 22, 2004Applicant: Oki Electric Industry Co., Ltd.Inventor: Mineo Noguchi
-
Patent number: 6522591Abstract: A semiconductor memory device includes a reference voltage circuit which has an external power supply voltage input thereto and outputs a reference voltage. A standard voltage circuit has the reference voltage input thereto, and outputs a standard voltage. A voltage detecting circuit includes a PMOS transistor having a gate connected to the standard voltage, a source connected to a test mode signal pad, and a drain connected to the ground voltage via a resistor. A test mode control circuit outputs a test mode operation signal, an input terminal of the test mode control circuit being connected to a node of the voltage detecting circuit that is between the PMOS transistor and the resistor.Type: GrantFiled: June 26, 2001Date of Patent: February 18, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Mineo Noguchi
-
Publication number: 20020017688Abstract: A semiconductor memory device includes a reference voltage circuit being inputted external power supply voltage, and outputting a reference voltage, a standard voltage circuit being inputted the reference voltage, and outputting a standard voltage, a PMOS transistor having a gate, a source and a drain, the gate being connected to the standard voltage, a source being electrically connected to a pad, and a drain being connected to the ground voltage via a resistor and a test mode control circuit outputting a test mode operation signal, an input terminal of the test mode control circuit being connected to a node between the transistor and the resistor.Type: ApplicationFiled: June 26, 2001Publication date: February 14, 2002Inventor: Mineo Noguchi
-
Patent number: 6316921Abstract: The aim of the present invention is to provide a power supply control system which enables an improvement in the response speed of the voltage sensor section to be achieved at a low level of power consumption. The present invention comprises: a voltage booster circuit for boosting voltage; a voltage sensor section which operates on the basis of voltage output from the voltage booster circuit; and a threshold value altering circuit which lowers a threshold value of the voltage sensor section when the voltage booster circuit is operating, and raises a threshold value of the voltage sensor section when the operation of the voltage booster circuit is halted.Type: GrantFiled: July 7, 2000Date of Patent: November 13, 2001Assignee: Oki Electric Industry Co., Ltd.Inventors: Mineo Noguchi, Bunsho Kuramori