Patents by Inventor Ming Chih Lin
Ming Chih Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250111821Abstract: A display apparatus is provided. The display apparatus includes a display module and multiple light-emitting driving circuits. Each of the light-emitting driving circuits includes a timing control circuit and a driving circuit. The timing control circuit receives multiple clock signals and a previous light-emitting timing signal to provide a light-emitting timing signal and an internal voltage. The driving circuit receives a first phase signal among multiple phase signals and the internal voltage to provide a light-emitting driving signal to the display module based on the first phase signal and the internal voltage. The phase signals all present disabled levels during a vertical blank period.Type: ApplicationFiled: July 16, 2024Publication date: April 3, 2025Applicant: AUO CorporationInventors: Che-Chia Chang, Che-Wei Tung, En-Chih Liu, Yu-Chieh Kuo, Mei-Yi Li, Ming-Hung Chuang, Yu-Hsun Chiu, Chen-Chi Lin, Cheng-Hsing Lin, Shu-Wen Tzeng, Jui-Chi Lo, Ming-Yang Deng
-
Patent number: 12266635Abstract: A semiconductor device package is provided. The semiconductor device package includes a substrate, a first package component, a second package component, and at least one dummy die. The first and second package components are disposed over and bonded to the substrate. The first and second package components are different types of electronic components that provide different functions. The dummy die is disposed over and attached to the substrate. The dummy die is located between the first and second package components and is electrically isolated from the substrate.Type: GrantFiled: August 5, 2022Date of Patent: April 1, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Che-Chia Yang, Shu-Shen Yeh, Po-Chen Lai, Ming-Chih Yew, Po-Yao Lin, Shin-Puu Jeng
-
Publication number: 20250105191Abstract: A package structure including an organic interposer substrate, a semiconductor die, conductive bumps, an underfill, and an insulating encapsulation is provided. The organic interposer substrate includes stacked organic dielectric layers and conductive wirings embedded in the stacked organic dielectric layers. The semiconductor die is disposed over and electrically connected to the conductive wirings of the organic interposer substrate, and the semiconductor die includes chamfered edges. The conductive bumps are disposed between the semiconductor die and the organic interposer substrate, and the semiconductor die is electrically connected to the organic interposer substrate through the conductive bumps. The underfill is disposed between the semiconductor die and the organic interposer substrate, wherein the underfill encapsulates the conductive bumps and is in contact with the chamfered edges of the at least one semiconductor die.Type: ApplicationFiled: December 11, 2024Publication date: March 27, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Yen Lee, Chin-Hua Wang, Ming-Chih Yew, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 12261102Abstract: A semiconductor package includes a redistribution structure, a first conductive pillar and a second conductive pillar, and a semiconductor device. The redistribution structure has a first surface and a second surface opposite to the first surface. The first conductive pillar and the second conductive pillar are disposed on the first surface of the redistribution structure and electrically connected with the redistribution structure, wherein a maximum lateral dimension of the first conductive pillar is greater than a maximum lateral dimension of the second conductive pillar, and a topography variation of a top surface of the first conductive pillar is greater than a topography variation of a top surface of the second conductive pillar.Type: GrantFiled: August 30, 2021Date of Patent: March 25, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Ling Liao, Ming-Chih Yew, Che-Chia Yang, Po-Chen Lai, Po-Yao Lin, Shin-Puu Jeng
-
Publication number: 20250093593Abstract: Optical devices and methods of manufacture are presented in which a mirror structure is utilized to transmit and receive optical signals to and from an optical device. In embodiments the mirror structure receives optical signals from outside of an optical device and directs the optical signals through at least one mirror to an optical component of the optical device.Type: ApplicationFiled: January 3, 2024Publication date: March 20, 2025Inventors: Wen-Chih Lin, Cheng-Yu Kuo, Yen-Hung Chen, Hsuan-Ting Kuo, Chia-Shen Cheng, Chao-Wei Li, Ching-Hua Hsieh, Wen-Chih Chiou, Ming-Fa Chen, Shang-Yun Hou
-
Patent number: 12255119Abstract: A package assembly includes an interposer module on a package substrate, a liquid alloy thermal interface material (TIM) on the interposer module, a seal ring surrounding the liquid alloy TIM, and a package lid on the liquid alloy TIM and seal ring, wherein the seal ring, interposer module and package lid seal the liquid alloy TIM.Type: GrantFiled: September 28, 2021Date of Patent: March 18, 2025Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chin-Hua Wang, Yu-Sheng Lin, Po-Yao Lin, Ming-Chih Yew, Shin-Puu Jeng
-
Patent number: 12255078Abstract: Semiconductor devices and methods of manufactured are presented in which a first redistribution structure is formed, semiconductor devices are bonded to the first redistribution structure, and the semiconductor devices are encapsulated in an encapsulant. First openings are formed within the encapsulant, such as along corners of the encapsulant, in order to help relieve stress and reduce cracks.Type: GrantFiled: August 10, 2023Date of Patent: March 18, 2025Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Chen Lai, Ming-Chih Yew, Po-Yao Lin, Chien-Sheng Chen, Shin-Puu Jeng
-
Patent number: 12249657Abstract: In some implementations, one or more semiconductor processing tools may form a first terminal of a semiconductor device by depositing a tunneling oxide layer on a first portion of a body of the semiconductor device, depositing a first volume of polysilicon-based material on the tunneling oxide layer, and depositing a first dielectric layer on an upper surface and a second dielectric layer on a side surface of the first volume of polysilicon-based material. The one or more semiconductor processing tools may form a second terminal of the semiconductor device by depositing a second volume of polysilicon-based material on a second portion of the body of the semiconductor device. A side surface of the second volume of polysilicon-based material is adjacent to the second dielectric layer.Type: GrantFiled: July 26, 2023Date of Patent: March 11, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chu Lin, Chi-Chung Jen, Wen-Chih Chiang, Ming-Hong Su, Yung-Han Chen, Mei-Chen Su, Chia-Ming Pan
-
Patent number: 12249568Abstract: A metallization structure electrically connected to a conductive bump is provided. The metallization structure includes an oblong-shaped or elliptical-shaped redistribution pad, a conductive via disposed on the oblong-shaped or elliptical-shaped redistribution pad, and an under bump metallurgy covering the conductive via, wherein the conductive bump is disposed on the UBM. Furthermore, a package structure including the above-mentioned metallization structures is provided.Type: GrantFiled: July 31, 2023Date of Patent: March 11, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Kuei Hsu, Ming-Chih Yew, Shu-Shen Yeh, Po-Yao Lin, Shin-Puu Jeng
-
Publication number: 20250077717Abstract: A radio frequency (RF) tamper detector of an electronic device can offer improved chassis intrusion monitoring to protect the device from software and hardware-based tampering. The tamper detector can monitor RF noise levels in a first frequency band and in a second frequency band to calculate an RF noise level moving average for each frequency band. If the moving averages in both frequency bands exceed a RF noise threshold, the tamper detector can set a cover removal flag to indicate that a cover of the device housing has been removed. The tamper detector can cause the electronic device to lock or disable a system BIOS when cover removal is detected. Additionally, the electronic device can notify remote monitoring systems (e.g., operated by an IT administrator or warranty support center) to receive additional instructions to secure the device.Type: ApplicationFiled: September 6, 2023Publication date: March 6, 2025Applicant: Hewlett-Packard Development Company, L.P.Inventors: Xin-Chang Chen, He-Di Liu, Hsin-Chih Lin, Ming Hsuan Hsieh
-
Publication number: 20250081521Abstract: An electronic device including a substrate, a light-shielding layer, a first insulating layer, a semiconductor layer, a second insulating layer and a drain is disclosed. The light-shielding layer is disposed on the substrate. The first insulating layer is disposed on the light-shielding layer. The semiconductor layer is disposed on the first insulating layer. The second insulating layer is disposed on the semiconductor layer and has a hole, and the hole exposes a portion of the first insulating layer. The drain is connected to the semiconductor layer through the hole. A first minimum distance exists between the above portion of the first insulating layer and the light-shielding layer, a second minimum distance exists between the semiconductor layer and the light-shielding layer, and a ratio of the first minimum distance to the second minimum distance is greater than or equal to 0.1 and less than or equal to 1.0.Type: ApplicationFiled: July 25, 2024Publication date: March 6, 2025Applicant: InnoLux CorporationInventors: Chen-Yu LIN, Ming-Chih TSAI
-
Publication number: 20250070045Abstract: In a package device, wherein integrated circuit devices are bonded to a substrate, stress arising from mechanical strain, CTE mismatch, and the like can be alleviated or eliminated by incorporating stress buffering air gaps into a protective material, such as a gap fill oxide. The air gaps can be formed by tuning and changing deposition parameters during the deposition process and/or by tuning the size and placement of adjacent integrated circuit devices in the package, and/or by forming trenches in the protective material prior to the bonding process.Type: ApplicationFiled: January 3, 2024Publication date: February 27, 2025Inventors: Ming-Tsu Chung, Yung-Chi Lin, Yan-Zuo Tsai, Yang-Chih Hsueh
-
Publication number: 20250069982Abstract: A semiconductor die package and a method of forming the same are provided. The semiconductor die package includes a package substrate, semiconductor dies over the package substrate, and an underfill element over the package substrate and surrounding the semiconductor dies. A portion of the underfill element is located between the semiconductor dies. The semiconductor die package also includes lid structures respectively attached to the top surfaces of the semiconductor dies. In plan view, each lid structure is located within the periphery of the top surface of the corresponding semiconductor die. Each lid structure is disconnected from other lid structures, and a gap is formed between adjacent lid structures and located over the portion of the underfill element.Type: ApplicationFiled: November 13, 2024Publication date: February 27, 2025Inventors: Shu-Shen YEH, Che-Chia YANG, Chia-Kuei HSU, Ming-Chih YEW, Po-Yao LIN, Shin-Puu JENG
-
Publication number: 20250070050Abstract: A package structure is provided. The package structure includes a redistribution structure on a substrate, a semiconductor die on the redistribution structure and electrically connected to the substrate, a wall structure on the redistribution structure and electrically isolated from the substrate. The semiconductor die includes a first sidewall, a second sidewall connected to the first sidewall, and a third sidewall connected to the second sidewall. The wall structure includes a first partition, a second partition and a third partition respectively immediately adjacent to the first sidewall, the second sidewall, and the third sidewall of the semiconductor die. The first partition is located immediately adjacent to and spaced apart from the second partition by a first distance, the second partition is located immediately adjacent to and spaced apart from the third partition by a second distance, and the first distance is substantially equal to the second distance.Type: ApplicationFiled: November 8, 2024Publication date: February 27, 2025Inventors: Po-Chen LAI, Chin-Hua WANG, Ming-Chih YEW, Li-Ling LIAO, Tsung-Yen LEE, Po-Yao LIN, Shin-Puu JENG
-
Patent number: 12237276Abstract: A package structure is provided. The package structure includes a semiconductor die over a redistribution structure, bonding elements below the redistribution structure, and an underfill layer surrounding the bonding elements and the redistribution structure. The semiconductor die has a rectangular profile in a plan view. A pitch of the bonding elements is defined as the sum of a diameter of the bonding elements and a spacing between neighboring two of the bonding elements. A first circular area of the redistribution structure is entirely covered and in direct contact with the underfill layer. The center of the first circular area is aligned with a first corner of the rectangular profile of the semiconductor die. A diameter of the first circular area is greater than twice the pitch of the bonding elements.Type: GrantFiled: June 16, 2023Date of Patent: February 25, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Chen Lai, Chin-Hua Wang, Ming-Chih Yew, Che-Chia Yang, Shu-Shen Yeh, Po-Yao Lin, Shin-Puu Jeng
-
Publication number: 20250062136Abstract: A method includes bonding a device die onto a package component. The device die includes a semiconductor substrate, and a through-via extending into the semiconductor substrate. The method further includes depositing a dielectric liner lining sidewalls of the device die, depositing a dielectric layer on the dielectric liner, and planarizing the dielectric layer and the device die. Remaining portions of the dielectric liner and the dielectric layer form a gap-filling region, and a top end of the through-via is revealed. An implantation process is performed to introduce a stress modulation dopant into at least one of the dielectric liner and the dielectric layer. A redistribution line is formed over and electrically connecting to the through-via.Type: ApplicationFiled: November 20, 2023Publication date: February 20, 2025Inventors: Ming-Tsu Chung, Yung-Chi Lin, Yan-Zuo Tsai, Yang-Chih Hsueh, Ming-Shih Yeh
-
Publication number: 20250062204Abstract: A package includes a first die over and bonded to a first side of a second die, where the second die includes a first substrate, a first interconnect structure over the first substrate, a seal ring disposed within the first interconnect structure, first dummy through substrate vias (TSVs) extending through edge regions of the first substrate of the second die and in physical contact with the seal ring, and functional TSVs extending through a central region of the first substrate of the second die.Type: ApplicationFiled: January 4, 2024Publication date: February 20, 2025Inventors: Yan-Zuo Tsai, Ming-Tsu Chung, Yang-Chih Hsueh, Yung-Chi Lin
-
Publication number: 20250062247Abstract: A method includes depositing a dielectric layer on a package component having a first warpage, and performing an implantation process to implant the dielectric layer with a stress modulation dopant. After the implantation process, the package component has a second warpage smaller than the first warpage.Type: ApplicationFiled: November 7, 2023Publication date: February 20, 2025Inventors: Yang-Chih Hsueh, Yan-Zuo Tsai, Ming-Tsu Chung, Yung-Chi Lin
-
Patent number: 12232307Abstract: A fan-out package includes a redistribution structure having redistribution-side bonding structures, a plurality of semiconductor dies including a respective set of die-side bonding structures that is attached to a respective subset of the redistribution-side bonding structures through a respective set of solder material portions, and an underfill material portion laterally surrounding the redistribution-side bonding structures and the die-side bonding structures of the plurality of semiconductor dies. A subset of the redistribution-side bonding structures is not bonded to any of the die-side bonding structures of the plurality of semiconductor dies and is laterally surrounded by the underfill material portion, and is used to provide uniform distribution of the underfill material during formation of the underfill material portion.Type: GrantFiled: August 7, 2023Date of Patent: February 18, 2025Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Ming-Chih Yew, Shu-Shen Yeh, Chin-Hua Wang, Po-Yao Lin, Shin-Puu Jeng
-
Publication number: 20250055184Abstract: Some implementations are directed to a wireless receiver. In some implementations, the wireless receiver may include a receiver body encompassing one or more antenna elements, a cover removably coupled to the receiver body, and a mounting bracket removably coupled to the receiver body. In some implementations, at least one of the one or more antenna elements, the cover, or the mounting bracket is movable with respect to the receiver body in order to align the wireless receiver with a signal path.Type: ApplicationFiled: August 7, 2023Publication date: February 13, 2025Applicant: Verizon Patent and Licensing Inc.Inventors: Robert STEWART, Amrit Bamzai, Andrew Nicholas Toth, Jonathan Simmons, Hyunno Yun, Caleb Jones, Reid Schlegel, James Lanzilotta, Anthony Camarda, Ming Hung Hung, Po Chang Chu, Ying Chih Liu, YuanYu Chen, Yi Chieh Lin