Patents by Inventor Ming-Jun Hsiao
Ming-Jun Hsiao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11953645Abstract: A foreign object detection method for detecting whether a foreign object exists on a function pin of a power supplier side or a power receiver side, wherein the power supplier side and the power receiver side are coupled to each other in a detachable fashion. The foreign object detection method includes: discharging a capacitor via the function pin, wherein the capacitor is electrically connected to the function pin; providing a sensing current flowing through the function pin, to charge the capacitor; sensing a voltage variation of the function pin during a predetermined period; and comparing the voltage variation with a predetermined variation, so as to determine whether a foreign object exists on the function pin.Type: GrantFiled: February 26, 2022Date of Patent: April 9, 2024Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Shang-Te Yang, Ming-Jun Hsiao
-
Publication number: 20230236276Abstract: A calibration method is configured for calibrating an operation circuit which has a variant offset. The operation circuit includes at least one comparator circuit having a first variant offset. The calibration method provides an adjustable offset to calibrate the variant offset. The method includes: resetting an adjustment parameter to an initial value and configuring the operation circuit to a calibration mode; conducting an initial calibration procedure according to a comparison result of the comparator circuit, to decide an operation calibration code having plural bits; configuring the operation circuit to an operation mode; conducting a predetermined operation procedure according to the operation calibration code, wherein the operation calibration code corresponds to the adjustable offset; conducting a less bit number calibration procedure according to the adjustment parameter and a test calibration code to update the adjustment parameter or the operation calibration code; and repeating the above.Type: ApplicationFiled: December 28, 2022Publication date: July 27, 2023Inventors: Yu-Hsin LIH, Ming-Jun HSIAO
-
Publication number: 20230090794Abstract: An electronic device for controlling an LRA (Linear Resonant Actuator) includes a signal generator, a driver, a delay unit, a sensor, and a DSP (Digital Signal Processor). The signal generator generates a digital signal. The driver drives the LRA according to the digital signal. The delay unit delays the digital signal for a predetermined time, so as to generate an estimated voltage signal. The sensor detects the current flowing through the LRA, so as to generate a sensing current signal. The DSP controls the resonant frequency or the gain value of the signal generator according to the estimated voltage signal and the sensing current signal.Type: ApplicationFiled: October 28, 2021Publication date: March 23, 2023Inventors: Tsung-Han YANG, Yen-Chih WANG, Ming-Jun HSIAO, Tsung-Nan WU
-
Publication number: 20220302887Abstract: A class-D amplifying system includes: a class-D amplifier circuit configured to convert an input signal to a switch control signal in pulse width modulation fashion, wherein the switch control signal controls switches to operate a first inductor and a second inductor, thus converting an input power to a positive output signal and a negative output signal which are complementary to each other, to thereby drive a load; and a power converter circuit, which generates a direct current (DC) power supply according to at least one of the positive output signal and the negative output signal, wherein the DC power supply supplies at least a portion of power to the class-D amplifier circuit.Type: ApplicationFiled: March 17, 2022Publication date: September 22, 2022Inventors: Ming-Jun Hsiao, Shao-Ming Sun
-
Publication number: 20220299670Abstract: A foreign object detection method for detecting whether a foreign object exists on a function pin of a power supplier side or a power receiver side, wherein the power supplier side and the power receiver side are coupled to each other in a detachable fashion. The foreign object detection method includes: discharging a capacitor via the function pin, wherein the capacitor is electrically connected to the function pin; providing a sensing current flowing through the function pin, to charge the capacitor; sensing a voltage variation of the function pin during a predetermined period; and comparing the voltage variation with a predetermined variation, so as to determine whether a foreign object exists on the function pin.Type: ApplicationFiled: February 26, 2022Publication date: September 22, 2022Inventors: Shang-Te Yang, Ming-Jun Hsiao
-
Publication number: 20220302912Abstract: A BD type pulse width modulation (PWM) circuit is configured to convert a pair of complementary input signals to a pair of output PWM signals. The BD PWM circuit modulates a basic modulation signal according to the pair of input signals, to generate a basic PWM signal. The common mode levels of the pair of input signals and the basic modulation signal are the same. The BD PWM circuit modulates an offset modulation signal according to the pair of input signals to generate an offset PWM signal. The offset modulation signal and the basic modulation signal have a non-zero offset in between. The BD PWM circuit selects the offset PWM signal or a heavy load PWM signal as the pair of output PWM signals. The heavy load PWM signal is correlated with the basic PWM signal.Type: ApplicationFiled: February 26, 2022Publication date: September 22, 2022Inventors: Yi-Kuang Chen, Ming-Jun Hsiao
-
Patent number: 11152927Abstract: A low distortion triangular wave generator circuit generates a triangular wave signal by performing integration on an integration capacitor via a charging current and a discharging current during a charging period and a discharging period within a switching period of an external clock signal. A time length of the charging period is identical to a time length of the discharging period. A common mode related signal related to a common mode characteristic of the triangular wave signal is generated. An adjusting signal is generated according to a difference between the common mode related signal and a predetermined DC (direct current) level. The adjusting signal adjusts at least one of the charging current and the discharging current via feedback mechanism such that the triangular wave signal is a symmetrical triangular wave, and an average voltage of the triangular wave signal is equal to a target DC level.Type: GrantFiled: March 1, 2021Date of Patent: October 19, 2021Inventors: Yi-Kuang Chen, Ming-Jun Hsiao
-
Publication number: 20210305973Abstract: A low distortion triangular wave generator circuit generates a triangular wave signal by performing integration on an integration capacitor via a charging current and a discharging current during a charging period and a discharging period within a switching period of an external clock signal. A time length of the charging period is identical to a time length of the discharging period. A common mode related signal related to a common mode characteristic of the triangular wave signal is generated. An adjusting signal is generated according to a difference between the common mode related signal and a predetermined DC (direct current) level. The adjusting signal adjusts at least one of the charging current and the discharging current via feedback mechanism such that the triangular wave signal is a symmetrical triangular wave, and an average voltage of the triangular wave signal is equal to a target DC level.Type: ApplicationFiled: March 1, 2021Publication date: September 30, 2021Inventors: Yi-Kuang Chen, Ming-Jun Hsiao
-
Patent number: 9853658Abstract: A DAC circuit includes: a PWM encoding circuit for converting a digital signal to first and second PWM signals, whereby a combination of the first and second PWM signals becomes a PWM encoded signal of at least 3 levels including a positive, a zero and a negative level, wherein the digital signal represents a number in a numerical range; and a demodulation circuit for generating the analog signal according to the first and second PWM signals. The first and second PWM signals have a minimum duty larger than 0 when the digital signal represents a middle number in the numerical range. The zero level of the combination of the first and second PWM signals has a duty which decreases as a difference between the number represented by the digital signal and the middle number increases.Type: GrantFiled: June 30, 2017Date of Patent: December 26, 2017Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Ming-Jun Hsiao, Zong-Yi Chen
-
Patent number: 9306501Abstract: A voltage adjusting circuit includes a reference voltage generating circuit, a subtractor circuit, a threshold generating circuit and a comparator circuit. The voltage adjusting circuit may provide power supply signals to an amplifier circuit so that the amplifier circuit may provide an output signal to a load according to an input signal. The subtractor circuit generates a difference signal according to the output signal and the power supply signal. The comparator circuit compares the difference signal and a threshold signal generated by the threshold generating circuit for configuring the reference voltage generating circuit to adjust the signal value of the power supply signal.Type: GrantFiled: January 23, 2014Date of Patent: April 5, 2016Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Ming-Jun Hsiao, Teng-Hung Chang, Shao-Ming Sun
-
Publication number: 20140210432Abstract: A voltage adjusting circuit includes a reference voltage generating circuit, a subtractor circuit, a threshold generating circuit and a comparator circuit. The voltage adjusting circuit may provide power supply signals to an amplifier circuit so that the amplifier circuit may provide an output signal to a load according to an input signal. The subtractor circuit generates a difference signal according to the output signal and the power supply signal. The comparator circuit compares the difference signal and a threshold signal generated by the threshold generating circuit for configuring the reference voltage generating circuit to adjust the signal value of the power supply signal.Type: ApplicationFiled: January 23, 2014Publication date: July 31, 2014Applicant: Richtek Technology CorporationInventors: Ming-Jun HSIAO, Teng-Hung CHANG, Shao-Ming SUN
-
Patent number: 8643993Abstract: The present invention discloses a short-circuit detection circuit and a short-circuit detection method. The short-circuit detection circuit detects whether an output node is short-circuited to a first predetermined level. A first switch circuit which is controlled by a control signal is coupled between the output node and a second predetermined level. The short-circuit detection circuit includes: a determination circuit, which is coupled between the output node and the second predetermined level, wherein when the determination circuit is enabled, it generates a determination signal according to whether the output node is short-circuited to the first predetermined level; and a second switch circuit, which generates a short-circuit detection signal according to the determination signal.Type: GrantFiled: February 10, 2012Date of Patent: February 4, 2014Assignee: Richtek Technology Corporation, R.O.C.Inventors: Kuo-Chen Tsai, Wei-Lun Hsieh, Tung-Han Tsai, Ming-Jun Hsiao
-
Patent number: 8487690Abstract: A dual mode charge pump is operable in a first mode or a second mode for providing positive and negative output voltages that can be stabilized by adjusting the charging time of two terminals of a flying capacitor or by adjusting the charging/discharging time of the positive and negative voltage output terminals. The dual mode charge pump can apply to a much wider input supply voltage range with less numbers of power switches, thus requiring less die area and lower costs. Moreover, the dual mode charge pump can precisely define a common mode voltage, thus making the common voltage drift smaller and less load dependent, especially when the output supply voltages are under different load conditions.Type: GrantFiled: March 30, 2012Date of Patent: July 16, 2013Assignee: Richtek Technology Corp.Inventors: Wei-Hsin Wei, Jwin-Yen Guo, Teng-Hung Chang, Ming-Jun Hsiao
-
Publication number: 20130128395Abstract: The present invention discloses a short-circuit detection circuit and a short-circuit detection method. The short-circuit detection circuit detects whether an output node is short-circuited to a first predetermined level. A first switch circuit which is controlled by a control signal is coupled between the output node and a second predetermined level. The short-circuit detection circuit includes: a determination circuit, which is coupled between the output node and the second predetermined level, wherein when the determination circuit is enabled, it generates a determination signal according to whether the output node is short-circuited to the first predetermined level; and a second switch circuit, which generates a short-circuit detection signal according to the determination signal.Type: ApplicationFiled: February 10, 2012Publication date: May 23, 2013Inventors: Kuo-Chen Tsai, Wei-Lun Hsieh, Tung-Han Tsai, Ming-Jun Hsiao
-
Patent number: 8421778Abstract: A device and method is provided to selectively modify the transmission performance of a frame data. Through a parallel transmission interface, the frame data is transmitted under a corresponding interface protocol and transmitted toward an image display. The method first detects a data size of the frame data and then provides a transmission control signal based on the detection of the data size. Next, selectively divide the frame data by a factor M based on the transmission control signal. Furthermore, transmit the divided frame data at a raised clock rate based on the factor M. Afterwards, temporarily store the divided frame data about to be transmitted toward the image display until the whole frame data is transmitted.Type: GrantFiled: April 24, 2008Date of Patent: April 16, 2013Assignee: Alpha Imaging Technology Corp.Inventors: Hsiu-Wen Wang, Wei-Hao Yuan, Wei-Cheng Chang Chien, Ming-Jun Hsiao
-
Publication number: 20120249224Abstract: A dual mode charge pump is operable in a first mode or a second mode for providing positive and negative output voltages that can be stabilized by adjusting the charging time of two terminals of a flying capacitor or by adjusting the charging/discharging time of the positive and negative voltage output terminals. The dual mode charge pump can apply to a much wider input supply voltage range with less numbers of power switches, thus requiring less die area and lower costs. Moreover, the dual mode charge pump can precisely define a common mode voltage, thus making the common voltage drift smaller and less load dependent, especially when the output supply voltages are under different load conditions.Type: ApplicationFiled: March 30, 2012Publication date: October 4, 2012Applicant: Richtek Technology CorporationInventors: Wei-Hsin WEI, Jwin-Yen GUO, Teng-Hung CHANG, Ming-Jun HSIAO
-
Patent number: 8019916Abstract: A mobile communication terminal system includes a serial interface port, a multimedia output/input module, a multimedia processor, a frequency-signal output/input module, and a baseband processor. The serial interface port is coupled to a computer system via a serial interface. The multimedia output/input module provides a first input signal. The multimedia processor processes the first input signal to generate a first serial interface signal. The frequency-signal output/input module provides a second input signal. The baseband processor processes the second input signal to generate a second serial interface signal to the multimedia processor.Type: GrantFiled: June 5, 2009Date of Patent: September 13, 2011Assignee: Alpha Imaging Technology Corp.Inventors: Ming-Jun Hsiao, Han-Min Cheng, Chih-Chan Yen
-
Patent number: 7894791Abstract: The present invention discloses a multi-channel multi-media data processing method, comprising the steps of: providing a demodulator circuit and a multi-media processing circuit, the multi-media processing circuit including a DRAM; receiving multi-channel analog signals, and performing analog-to-digital conversion and demodulation on the signals by the demodulator circuit; storing the converted and demodulated multi-channel signals in the DRAM; and reading the signals of at least one channel from the DRAM.Type: GrantFiled: August 10, 2007Date of Patent: February 22, 2011Assignee: Alpha Imaging Technology CorporationInventors: Chao-Chung Chang, Ming-Feng Yu, Ming-Jun Hsiao, Wei-Hao Yuan, Wei-Cheng Chang Chien
-
Publication number: 20090307397Abstract: A mobile communication terminal system includes a serial interface port, a multimedia output/input module, a multimedia processor, a frequency-signal output/input module, and a baseband processor. The serial interface port is coupled to a computer system via a serial interface. The multimedia output/input module provides a first input signal. The multimedia processor processes the first input signal to generate a first serial interface signal. The frequency-signal output/input module provides a second input signal. The baseband processor processes the second input signal to generate a second serial interface signal to the multimedia processor.Type: ApplicationFiled: June 5, 2009Publication date: December 10, 2009Applicant: Alpha Imaging Technology Corp.Inventors: Ming-Jun Hsiao, Han-Min Cheng, Chih-Chan Yen
-
Publication number: 20090046081Abstract: A device and method is provided to selectively modify the transmission performance of a frame data. Through a parallel transmission interface, the frame data is transmitted under a corresponding interface protocol and transmitted toward an image display. The method first detects a data size of the frame data and then provides a transmission control signal based on the detection of the data size. Next, selectively divide the frame data by a factor M based on the transmission control signal. Furthermore, transmit the divided frame data at a raised clock rate based on the factor M. Afterwards, temporarily store the divided frame data about to be transmitted toward the image display until the whole frame data is transmitted.Type: ApplicationFiled: April 24, 2008Publication date: February 19, 2009Applicant: ALPHA IMAGING TECHNOLOGY CORP.Inventors: Hsiu-Wen Wang, Wei-Hao Yuan, Wei-Cheng Chang Chien, Ming-Jun Hsiao