Patents by Inventor Ming-Tsang Yang
Ming-Tsang Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8305808Abstract: A low-voltage EEPROM array, which has a plurality of parallel bit lines, parallel word lines and parallel common source lines is disclosed. The bit lines include a first bit line. The word lines include a first word line and a second word line. The common source lines include a first common source line and a second common source line. The low-voltage EEPROM array also has a plurality of sub-memory arrays. Each sub-memory array includes a first memory cell and a second memory cell. The first memory cell connects with the first bit line, the first common source line and the first word line. The second memory cell connects with the first bit line, the second common source line and the second word line. The first and second memory cells are symmetrical and arranged between the first and second common source lines.Type: GrantFiled: August 12, 2010Date of Patent: November 6, 2012Assignee: Yield Microelectronics Corp.Inventors: Hsin Chang Lin, Chia-Hao Tai, Yang-Sen Yen, Ming-Tsang Yang, Ya-Ting Fan
-
Patent number: 8300469Abstract: A cost saving EEPROM array, having: a plurality of parallel bit lines, a plurality of parallel word lines, and a plurality of parallel common source lines. The bit lines contain a first group bit lines; the word line includes a first and a second word lines; and the common source line includes a first common source line. And, a plurality of sub-memory arrays are provided. Each sub-memory array includes a first and a second memory cells disposed opposite to each other and located on two different sides of the first common source line; the first memory cell is connected to the first group bit lines, the first common source line, and the first word line, and the second memory cell is connected to the first group bit line, the first common source line, and the second word line.Type: GrantFiled: August 11, 2010Date of Patent: October 30, 2012Assignee: Yield Microelectronics Corp.Inventors: Hsin Chang Lin, Chia-Hao Tai, Yang-Sen Yen, Ming-Tsang Yang, Ya-Ting Fan
-
Patent number: 8300461Abstract: An area saving electrically-erasable-programmable read-only memory (EEPROM) array, having: a plurality of parallel bit lines, a plurality of parallel word lines, and a plurality of parallel common source lines. The bit lines are classified into a plurality of bit line groups, containing a first group bit line and a second group bit line; the word line includes a first word line; and the common source lines include a first common source line. In addition, a plurality of sub-memory arrays are provided. Each sub-memory array contains a first, second, third, and fourth memory cells. Wherein, the first and second memory cells are symmetrically arranged, and the third and fourth memory cells are symmetrically arranged; also, the first and second memory cells, and the third and fourth memory cells are symmetrically arranged with the first common source line as a symmetric axis.Type: GrantFiled: August 24, 2010Date of Patent: October 30, 2012Assignee: Yield Microelectronics Corp.Inventors: Hsin Chang Lin, Chia-Hao Tai, Yang-Sen Yen, Ming-Tsang Yang, Ya-Ting Fan
-
Publication number: 20120051147Abstract: An area saving electrically-erasable-programmable read-only memory (EEPROM) array, having: a plurality of parallel bit lines, a plurality of parallel word lines, and a plurality of parallel common source lines. The bit lines are classified into a plurality of bit line groups, containing a first group bit lines and a second group bit lines; the word line includes a first word line; and the common source lines include a first common source line. In addition, a plurality of sub-memory arrays are provided. Each sub-memory array contains a first, second, third, and fourth memory cells. Wherein, the first and second memory cells are symmetrically arranged, and the third and fourth memory cells are symmetrically arranged; also, the first and second memory cells, and the third and fourth memory cells are symmetrically arranged with the first common source line as a symmetric axis.Type: ApplicationFiled: August 24, 2010Publication date: March 1, 2012Applicant: YIELD MICROELECTRONICS CORP.Inventors: HSIN-CHANG LIN, CHIA-HAO TAI, YANG-SEN YEN, MING-TSANG YANG, YA-TING FAN
-
Publication number: 20120039129Abstract: A cost saving electrically-erasable-programmable read-only memory (EEPROM) array, having: a plurality of parallel bit lines, a plurality of parallel word lines, and a plurality of parallel common source lines. The bit lines are classified into a plurality of bit line groups, containing a first group bit lines; the word line includes a first and a second word lines; and the common source line includes a first common source line. And, a plurality of sub-memory arrays are provided. Each sub-memory array includes a first and a second memory cells disposed opposite to each other and located on two different sides of the first common source line; the first memory cell is connected to the first group bit lines, the first common source line, and the first word line, and the second memory cell is connected to the first group bit line, the first common source line, and the second word line.Type: ApplicationFiled: August 11, 2010Publication date: February 16, 2012Applicant: YIELD MICROELECTRONICS CORP.Inventors: HSIN CHANG LIN, CHIA-HAO TAI, YANG-SEN YEN, MING-TSANG YANG, YA-TING FAN
-
Publication number: 20120040504Abstract: The present invention discloses a method for integrating DRAM and NVM, which comprises steps: sequentially forming on a portion of surface of a DRAM semiconductor substrate a first gate insulation layer and a first gate layer functioning as a floating gate; and implanting ion into regions of the semiconductor substrate, which are at two sides of the first gate insulation layer, to form two heavily-doped areas that are adjacent to the first gate insulation layer and respectively function as a drain and a source; respectively forming over the first gate layer a second gate insulation layer and a second gate layer functioning as a control gate. The present invention not only increases the transmission speed but also reduces the power consumption, the fabrication cost and the package cost.Type: ApplicationFiled: August 10, 2010Publication date: February 16, 2012Applicant: YIELD MICROELECTRONICS CORP.Inventors: HSIN CHANG LIN, CHIA-HAO TAI, YANG-SEN YEN, MING-TSANG YANG, YA-TING FAN
-
Publication number: 20120039131Abstract: A low-voltage EEPROM array, which has a plurality of parallel bit lines, parallel word lines and parallel common source lines is disclosed. The bit lines include a first bit line. The word lines include a first word line and a second word line. The common source lines include a first common source line and a second common source line. The low-voltage EEPROM array also has a plurality of sub-memory arrays. Each sub-memory array includes a first memory cell and a second memory cell. The first memory cell connects with the first bit line, the first common source line and the first word line. The second memory cell connects with the first bit line, the second common source line and the second word line. The first and second memory cells are symmetrical and arranged between the first and second common source lines.Type: ApplicationFiled: August 12, 2010Publication date: February 16, 2012Applicant: YIELD MICROELECTRONICS CORP.Inventors: HSIN-CHANG LIN, CHIA-HAO TAI, YANG-SEN YEN, MING-TSANG YANG, YA-TING FAN
-
Publication number: 20090185429Abstract: A non-volatile memory with single floating gate and the method for operating the same are proposed. The non-volatile memory is formed by embedding a FET structure in a semiconductor substrate. The FET comprises a single floating gate, a dielectric, and two ion-doped regions in the semiconductor at two sides of the dielectric. The memory cell of the proposed nonvolatile memory with single floating gate can perform many times of operations such as write, erase and read by means of a reverse bias.Type: ApplicationFiled: January 22, 2008Publication date: July 23, 2009Inventors: Hsin Chang Lin, Wen Chien Huang, Ming Tsang Yang
-
Patent number: 7423903Abstract: A single-gate non-volatile memory and an operation method thereof, wherein a transistor and a capacitor structure are embedded in a semiconductor substrate; the transistor comprises: a first electrically-conductive gate, a first dielectric layer, and multiple ion-doped regions; the capacitor structure comprises: a second electrically-conductive gate, a second dielectric layer, and a second on-doped region; the first electrically-conductive gate and the second electrically-conductive gate are interconnected to form a single floating gate of a memory cell; a reverse bias is used to implement the reading, writing, and erasing operations of the single-floating-gate memory cell; in the operation of a single-gate non-volatile memory with an isolation well, positive and negative voltages are applied to the drain, the gate, and the silicon substrate/the isolation well to create an inversion layer so that the absolute voltage, the area of the voltage booster circuit, and the current consumption can be reduced.Type: GrantFiled: April 14, 2006Date of Patent: September 9, 2008Assignee: Yield Microelectronics Corp.Inventors: Hsin-Chang Lin, Wen-Chien Huang, Ming-Tsang Yang, Hao-Cheng Chang, Cheng-Ying Wu
-
Publication number: 20080173915Abstract: A single-gate non-volatile memory and an operation method thereof, wherein a transistor and a capacitor structure are embedded in a semiconductor substrate; the transistor comprises: a first electrically-conductive gate, a first dielectric layer, and multiple ion-doped regions; the capacitor structure comprises: a second electrically-conductive gate, a second dielectric layer, and a second on-doped region; the first electrically-conductive gate and the second electrically-conductive gate are interconnected to form a single floating gate of a memory cell; a reverse bias is used to implement the reading, writing, and erasing operations of the single-floating-gate memory cell; in the operation of a single-gate non-volatile memory with an isolation well, positive and negative voltages are applied to the drain, the gate, and the silicon substrate/the isolation well to create an inversion layer so that the absolute voltage, the area of the voltage booster circuit, and the current consumption can be reduced.Type: ApplicationFiled: March 26, 2008Publication date: July 24, 2008Inventors: Hsin-Chang Lin, Wen-Chien Huang, Ming-Tsang Yang, Hao-Cheng Chang, Cheng-Ying Wu
-
Publication number: 20080035973Abstract: The present invention discloses a low-noise single-gate non-volatile memory and an operation method thereof, wherein a transistor and a capacitor structure are embedded in a semiconductor substrate; the electrically-conductive gate of the transistor and the electrically-conductive gate of the capacitor structure are interconnected to form a single floating gate of a memory cell; an ion-doped buried layer is formed between the dielectric layer of the capacitor structure and the semiconductor substrate to reduce the external interference on the capacitor structure and control the initial threshold voltage; a reverse bias may be used to implement the reading, writing, and erasing operations of the single-floating-gate memory cell; in the operation of the low-noise single-gate non-volatile memory having an isolation well, positive and negative voltages may be applied to the drain, the gate, and the silicon substrate/the isolation well to create an inversion layer, and thereby, the absolute voltage, the area of thType: ApplicationFiled: August 10, 2006Publication date: February 14, 2008Inventors: Hsin Chang Lin, Wen Chien Huang, Hao Cheng Chang, Cheng Ying Wu, Ming Tsang Yang
-
Publication number: 20070241392Abstract: A non-volatile memory structure and a method for operating the same are proposed. The non-volatile memory structure makes use of a single floating gate structure and a capacitor structure including a pair of regions doped with different type impurities to increase the capacitance and shrink the area. When performing programming operations to this memory structure, a voltage is applied to the source or a back bias is applied to the substrate of the transistor to greatly reduce the current requirement of a single-gate EEPROM device. When performing erase operations, the drain voltage is raised, and a small voltage is added to the gate to increase the F-N tunneling current, thereby accomplishing the effect of fast erase.Type: ApplicationFiled: April 14, 2006Publication date: October 18, 2007Inventors: Hsin-Chang Lin, Wen-Chien Huang, Ming-Tsang Yang, Hao-Cheng Chang, Cheng-Ying Wu
-
Publication number: 20070241383Abstract: A single-gate non-volatile memory and an operation method thereof, wherein a transistor and a capacitor structure are embedded in a semiconductor substrate; the transistor comprises: a first electrically-conductive gate, a first dielectric layer, and multiple ion-doped regions; the capacitor structure comprises: a second electrically-conductive gate, a second dielectric layer, and a second on-doped region; the first electrically-conductive gate and the second electrically-conductive gate are interconnected to form a single floating gate of a memory cell; a reverse bias is used to implement the reading, writing, and erasing operations of the single-floating-gate memory cell; in the operation of a single-gate non-volatile memory with an isolation well, positive and negative voltages are applied to the drain, the gate, and the silicon substrate/the isolation well to create an inversion layer so that the absolute voltage, the area of the voltage booster circuit, and the current consumption can be reduced.Type: ApplicationFiled: April 14, 2006Publication date: October 18, 2007Inventors: Hsin-Chang Lin, Wen-Chien Huang, Ming-Tsang Yang, Hao-Cheng Chang, Cheng-Ying Wu