Patents by Inventor Minoru Someya
Minoru Someya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11977330Abstract: A resist composition which generates an acid by exposure and whose solubility in a developing solution changes by the action of an acid. The resist composition contains a high-molecular-weight compound having a constitutional unit represented by General Formula (a0-1), and a high-molecular-weight compound having a constitutional unit represented by General Formula (f01-1) and a constitutional unit including an acid-dissociable group represented by General Formula (f02-r-1).Type: GrantFiled: December 2, 2020Date of Patent: May 7, 2024Assignee: TOKYO OHKA KOGYO CO., LTD.Inventors: Takaaki Kaiho, Yasuo Someya, Minoru Adegawa
-
Patent number: 11749366Abstract: Disclosed herein is an apparatus that includes a fuse array circuit including a plurality of fuse sets each assigned to a corresponding one of a plurality of fuse addresses and configured to operatively store a fuse data, and a first circuit configured to generate and sequentially update a fuse address to sequentially read the fuse data from the plurality of fuse sets. The first circuit is configured to change a frequency of updating the fuse address based on a first signal.Type: GrantFiled: January 18, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Yasushi Matsubara, Alan Wilson, Minoru Someya
-
Publication number: 20230230648Abstract: Disclosed herein is an apparatus that includes a fuse array circuit including a plurality of fuse sets each assigned to a corresponding one of a plurality of fuse addresses and configured to operatively store a fuse data, and a first circuit configured to generate and sequentially update a fuse address to sequentially read the fuse data from the plurality of fuse sets. The first circuit is configured to change a frequency of updating the fuse address based on a first signal.Type: ApplicationFiled: January 18, 2022Publication date: July 20, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Yasushi Matsubara, Alan Wilson, Minoru Someya
-
Patent number: 11645134Abstract: An example fuse error detection circuit configured to receive a first data set from a fuse array during a first fuse data broadcast and to encode the first data set to provide first signature data. The fuse error detection circuit is further configured to receive a second data set from the fuse array during a second fuse data broadcast and to encode the second data set to provide second signature data. The fuse error detection circuit is further configured to compare the first signature data and the second signature data and to provide a match indication having a value based on the comparison between the first signature data and the second signature data.Type: GrantFiled: August 20, 2019Date of Patent: May 9, 2023Assignee: Micron Technology, Inc.Inventors: Daniel S. Miller, Kevin G. Werhane, Yoshinori Fujiwara, Christopher G. Wieduwilt, Jason M. Johnson, Minoru Someya
-
Patent number: 11322194Abstract: Compensating for offsets in buffers and related systems, methods, and devices are disclosed. An apparatus includes buffers, control circuitry, and fuses. Each of the buffers includes an output and an offset adjustment input. Each of the buffers is controllable to adjust a direct current offset of an output voltage potential responsive to an offset adjustment code provided to the offset adjustment input. The control circuitry includes sets of offset latches. The offset adjustment input of each of the buffers is operably coupled to a different one of the sets of offset latches. Each set of offset latches is configured to provide the offset adjustment code to the offset adjustment input of a corresponding buffer. The fuses are configured to provide the offset adjustment code to each of a subset of the sets of offset latches.Type: GrantFiled: January 13, 2021Date of Patent: May 3, 2022Assignee: Micron Technology, Inc.Inventors: Minoru Someya, Yukihide Suzuki, Sadayuki Okuma
-
Patent number: 11183260Abstract: Memory devices are disclosed. A memory device may include a number of fuses and a number of transmit lines configured to transmit data from the number of fuses. The memory device may also include a number of monitoring circuits. Each monitoring circuit of the number of monitoring circuits is coupled to a transmit line of the number of transmit lines. Each monitoring circuit comprises logic configured to receive the data from the number fuses via the transmit line. The logic is further configured to generate a result responsive to the data and indicative of pass/fail status of the transmit line. Associated methods and systems are also disclosed.Type: GrantFiled: November 16, 2020Date of Patent: November 23, 2021Assignee: Micron Technology Inc.Inventors: Yoshinori Fujiwara, Dave Jefferson, Jason M. Johnson, Vivek Kotti, Minoru Someya, Toru Ishikawa, Kevin G. Werhane
-
Publication number: 20210134350Abstract: Compensating for offsets in buffers and related systems, methods, and devices are disclosed. An apparatus includes buffers, control circuitry, and fuses. Each of the buffers includes an output and an offset adjustment input. Each of the buffers is controllable to adjust a direct current offset of an output voltage potential responsive to an offset adjustment code provided to the offset adjustment input. The control circuitry includes sets of offset latches. The offset adjustment input of each of the buffers is operably coupled to a different one of the sets of offset latches. Each set of offset latches is configured to provide the offset adjustment code to the offset adjustment input of a corresponding buffer. The fuses are configured to provide the offset adjustment code to each of a subset of the sets of offset latches.Type: ApplicationFiled: January 13, 2021Publication date: May 6, 2021Inventors: Minoru Someya, Yukihide Suzuki, Sadayuki Okuma
-
Patent number: 10937486Abstract: Compensating for offsets in buffers and related systems, methods, and devices are disclosed. An apparatus includes buffers, control circuitry, and fuses. Each of the buffers includes an output and an offset adjustment input. Each of the buffers is controllable to adjust a direct current offset of an output voltage potential responsive to an offset adjustment code provided to the offset adjustment input. The control circuitry includes sets of offset latches. The offset adjustment input of each of the buffers is operably coupled to a different one of the sets of offset latches. Each set of offset latches is configured to provide the offset adjustment code to the offset adjustment input of a corresponding buffer. The fuses are configured to provide the offset adjustment code to each of a subset of the sets of offset latches.Type: GrantFiled: October 10, 2019Date of Patent: March 2, 2021Assignee: Micron Technology, Inc.Inventors: Minoru Someya, Yukihide Suzuki, Sadayuki Okuma
-
Publication number: 20210055981Abstract: An example fuse error detection circuit configured to receive a first data set from a fuse array during a first fuse data broadcast and to encode the first data set to provide first signature data. The fuse error detection circuit is further configured to receive a second data set from the fuse array during a second fuse data broadcast and to encode the second data set to provide second signature data. The fuse error detection circuit is further configured to compare the first signature data and the second signature data and to provide a match indication having a value based on the comparison between the first signature data and the second signature data.Type: ApplicationFiled: August 20, 2019Publication date: February 25, 2021Applicant: Micron Technology, Inc.Inventors: Daniel S. Miller, Kevin G. Werhane, Yoshinori Fujiwara, Christopher G. Wieduwilt, Jason M. Johnson, Minoru Someya
-
Patent number: 10056154Abstract: Apparatuses and methods for transmitting fuse data from fuse arrays to latches are described. An example apparatus includes: a plurality of fuse arrays, each fuse array of the plurality of fuse arrays being configured to store input data; a fuse circuit that receives the input data and provides the input data on a bus; and a plurality of redundancy latch circuits coupled to the bus, including a plurality of pointers and a plurality of latches associated with the plurality of corresponding pointers that load data on the bus. The fuse circuit may control loading of the input data by controlling a location of a pointer among the plurality of corresponding pointers responsive to the input data.Type: GrantFiled: August 3, 2017Date of Patent: August 21, 2018Assignee: Micron Technology, Inc.Inventors: Yoshinori Fujiwara, Kenji Yoshida, Minoru Someya, Hiromasa Noda
-
Patent number: 9934869Abstract: Apparatuses and methods for transmitting fuse data from fuse arrays to latches are described. An example apparatus includes: a plurality of fuse arrays, each fuse array of the plurality of fuse arrays being configured to store input data; a fuse circuit that receives the input data and provides the input data on a bus; and a plurality of redundancy latch circuits coupled to the bus, including a plurality of pointers and a plurality of latches associated with the plurality of corresponding pointers that load data on the bus. The fuse circuit may control loading of the input data by controlling a location of a pointer among the plurality of corresponding pointers responsive to the input data.Type: GrantFiled: August 3, 2017Date of Patent: April 3, 2018Assignee: Micron Technology, Inc.Inventors: Yoshinori Fujiwara, Kenji Yoshida, Minoru Someya, Hiromasa Noda
-
Publication number: 20180075920Abstract: Apparatuses and methods for transmitting fuse data from fuse arrays to latches are described. An example apparatus includes: a plurality of fuse arrays, each fuse array of the plurality of fuse arrays being configured to store input data; a fuse circuit that receives the input data and provides the input data on a bus; and a plurality of redundancy latch circuits coupled to the bus, including a plurality of pointers and a plurality of latches associated with the plurality of corresponding pointers that load data on the bus. The fuse circuit may control loading of the input data by controlling a location of a pointer among the plurality of corresponding pointers responsive to the input data.Type: ApplicationFiled: August 3, 2017Publication date: March 15, 2018Applicant: Micron Technology, Inc.Inventors: Yoshinori Fujiwara, Kenji Yoshida, Minoru Someya, Hiromasa Noda
-
Patent number: 9824770Abstract: Apparatuses and methods for transmitting fuse data from fuse arrays to latches are described. An example apparatus includes: a plurality of fuse arrays, each fuse array of the plurality of fuse arrays being configured to store input data; a fuse circuit that receives the input data and provides the input data on a bus; and a plurality of redundancy latch circuits coupled to the bus, including a plurality of pointers and a plurality of latches associated with the plurality of corresponding pointers that load data on the bus. The fuse circuit may control loading of the input data by controlling a location of a pointer among the plurality of corresponding pointers responsive to the input data.Type: GrantFiled: April 21, 2017Date of Patent: November 21, 2017Assignee: Micron Technology, Inc.Inventors: Yoshinori Fujiwara, Kenji Yoshida, Minoru Someya, Hiromasa Noda
-
Patent number: 9666307Abstract: Apparatuses and methods for transmitting fuse data from fuse arrays to latches are described. An example apparatus includes: a plurality of fuse arrays, each fuse array of the plurality of fuse arrays being configured to store input data; a fuse circuit that receives the input data and provides the input data on a bus; and a plurality of redundancy latch circuits coupled to the bus, including a plurality of pointers and a plurality of latches associated with the plurality of corresponding pointers that load data on the bus. The fuse circuit may control loading of the input data by controlling a location of a pointer among the plurality of corresponding pointers responsive to the input data.Type: GrantFiled: September 14, 2016Date of Patent: May 30, 2017Assignee: Micron Technology, Inc.Inventors: Yoshinori Fujiwara, Kenji Yoshida, Minoru Someya, Hiromasa Noda
-
Patent number: 9205245Abstract: A female-side connector having a lock mechanism for obtaining a favorable fastening force constantly. The female-side connector includes a central axis of a root in a male screw portion of a female-side lock portion that is screwed together with a female screw portion of a male-side lock portion in a male-side connector that intersects at a predetermined angle relative to a central axis of a thread.Type: GrantFiled: September 28, 2011Date of Patent: December 8, 2015Assignee: KABUSHIKI KAISHA TOPInventors: Minoru Someya, Seiichi Iida
-
Publication number: 20130304038Abstract: [Problem to be Solved] To provide a female-side connector having a lock mechanism which could obtain a favorable fastening force constantly. [Solution] In a female-side connector 10, a central axis 13 of a root 15 in a male screw portion 12 of a female-side lock portion 41 screwing together with a female screw portion 23 of a male-side lock portion 42 in a male-side connector 20 intersects at a predetermined angle relative to a central axis 14 of a thread 16.Type: ApplicationFiled: September 28, 2011Publication date: November 14, 2013Applicant: KABUSHIKI KAISHA TOPInventors: Minoru Someya, Seiichi Iida