Patents by Inventor Mitchell Poplack
Mitchell Poplack has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11449337Abstract: A pseudorandom logic circuit may be embedded as a hardware within an emulation system, which may generate pseudorandom keephot instructions. A masking logic may mask out portions in each pseudorandom keephot instruction, which may change state elements during execution. A cluster of emulation processors may execute masked pseudorandom keephot instructions to consume power when not executing mission instructions. The cluster of emulation processors may run keephot cycles, during which the cluster of emulation processors may execute the pseudorandom keephot instructions causing the cluster of emulation processors to continue consuming a roughly constant amount of power, either at a same or different voltage level, but supposed outputs of the pseudorandom keephot instructions may have no impact upon inputs and outputs generated during mission cycles.Type: GrantFiled: December 19, 2019Date of Patent: September 20, 2022Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Mitchell Poplack, Yuhei Hayashi
-
Patent number: 11301414Abstract: A SPI master may configure a set of hardware registers associated with a SPI client with a set of communication parameters. The SPI master may send a message to the SPI client. The SPI master may periodically ping the SPI client until the SPI master receives an acknowledgement message from the SPI client in response to the message from the SPI master. The SPI master may periodically ping the SPI client based upon the set of communication parameters configured by the SPI master in the set of hardware registers. The SPI master may receive the acknowledgement message from the SPI client. The SPI master may determine a status of a read operation or a write operation associated with the message based upon the acknowledgement message.Type: GrantFiled: December 19, 2019Date of Patent: April 12, 2022Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Mitchell Poplack, Xiaolei Guo
-
Patent number: 11156660Abstract: A system for testing of one or more electronic devices is disclosed. In an embodiment, a processor transmits one or more test vectors to the one or more electronic devices. The one or more test vectors are based upon configuration parameters of the processor and input-output parameters of the one or more electronic devices. The processor receives scan vectors from the one or more electronic devices in response to the plurality of test vectors. The processor verifies in-system behavior of the one or more electronic devices based upon comparing received scan vectors with expected scan vectors.Type: GrantFiled: December 19, 2019Date of Patent: October 26, 2021Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Mitchell Poplack, Xiaolei Guo, Phung Truong, Justin Schmelzer
-
Patent number: 11042500Abstract: A SPI master may configure a set of hardware registers associated with a SPI client with a set of communication parameters. The SPI master may send a message to the SPI client. The SPI master may periodically ping the SPI client until the SPI master receives an acknowledgement message from the SPI client in response to the message from the SPI master. The SPI master may periodically ping the SPI client based upon the set of communication parameters. The SPI client may transmit the acknowledgement message to the SPI master based upon the set of communication parameters. The SPI master may receive the acknowledgement message from the SPI client. The SPI master may determine a status of a read operation or a write operation associated with the message based upon the acknowledgement message.Type: GrantFiled: December 19, 2019Date of Patent: June 22, 2021Assignee: Cadence Design Systems, Inc.Inventors: Xiaolei Guo, Mitchell Poplack
-
Patent number: 10997343Abstract: An emulation system may include an emulator. The emulator may include at least one chip and at least one FPGA. The chip may be associated with the FPGA. The FPGA may operate as a coprocessor to implement in-system scan test of the chip. In a scan mode of the in-system scan test, the coprocessor may transmit one or more in-system test instructions to the chip through its existing connections with the chip. The coprocessor may capture test response data from the chip in response to the one or more in-system test instructions through its existing connections with the chip. In an offline mode, the coprocessor may compare the test response data with expected response data to determine if the chips are functioning correctly.Type: GrantFiled: December 19, 2019Date of Patent: May 4, 2021Assignee: Cadence Design Systems, Inc.Inventors: Mitchell Poplack, Xiaolei Guo, Phung Truong, Justin Schmelzer
-
Patent number: 10990728Abstract: An emulation system may have a built-in self-test circuit to generate one or more built-in self-test instructions. The one or more built-in self-test instructions may be pseudorandom. The one or more built-in self-test instructions may cause one or more emulation processors of the emulation system to generate one or more deterministic outputs. A testing processor of the emulation system may compare the one or more deterministic outputs to detect a faulty emulation processor, a faulty emulation processor cluster, or a faulty emulation chip of the emulation system.Type: GrantFiled: December 19, 2019Date of Patent: April 27, 2021Assignee: Cadence Design Systems, Inc.Inventors: Mitchell Poplack, Yuhei Hayashi
-
Patent number: 9069918Abstract: A system and method for writing simulation acceleration data from a host workstation to a hardware emulation system without considerably sacrificing emulation speed or sacrificing the emulation capacity available for a user's logic design. According to one embodiment, a system comprises a logic software simulator running on a host workstation; a hardware emulation system having a system bus and an emulator chip, the emulator chip includes: an emulation processor that generates emulation data, and a data array connected to the system bus; and a high-speed interface connecting the host workstation to the system bus of the hardware emulator, wherein simulation acceleration data from the host workstation are written to the data array of the emulator chip using the system bus.Type: GrantFiled: June 11, 2010Date of Patent: June 30, 2015Assignee: Cadence Design Systems, Inc.Inventors: Mitchell Poplack, Beshara Elmufdi
-
Patent number: 9015026Abstract: A system and method for verifying logic circuit designs having arithmetic operations and complex logical operations such that the operations may be evaluated at substantially full hardware speed is disclosed. According to one embodiment, a system for verifying the functionalities of an electronic circuit design comprises hardware emulation resources emulating at least a portion of an electronic circuit design; and a first hardware ALU block having an arithmetic logic unit that performs an arithmetic operation or a complex logical operation of the electronic circuit design, and a set of flag registers that contains a conditional value for enabling the arithmetic logic unit.Type: GrantFiled: June 11, 2010Date of Patent: April 21, 2015Assignee: Cadence Design Systems, Inc.Inventor: Mitchell Poplack
-
Patent number: 8532975Abstract: A system and method for capturing and delivering emulation data from a hardware emulation system to a simulator running on a host workstation without considerably sacrificing emulation speed or sacrificing the emulation capacity available for a user's logic design. According to one embodiment, a system, comprises a logic software simulator running on a host workstation; a hardware emulation system having a system bus and an emulator chip, the emulator chip includes: an emulation processor cluster, and a capture buffer connected to the system bus; and a high-speed interface connecting the host workstation to the system bus of the hardware emulator, wherein the capture buffer captures a select output of the emulation processor cluster.Type: GrantFiled: June 11, 2010Date of Patent: September 10, 2013Assignee: Cadence Design Systems, Inc.Inventors: Mitchell Poplack, Beshara Elmufdi
-
Publication number: 20070239422Abstract: A hardware emulation system having a heterogeneous cluster of processors is described. The apparatus for emulating a hardware design comprises a plurality of processors, where each processor performs a different function during an emulation cycle. The method performed by the apparatus comprises using a data fetch processor to retrieve data from a data array, evaluating the retrieved data using the data fetch processor to produce an output bit, supplying the output bit to an intracluster crossbar and using a data store processor to store the output bit in the data array.Type: ApplicationFiled: April 11, 2006Publication date: October 11, 2007Applicant: Cadence Design Systems, Inc.Inventors: Mikhail Bershteyn, Mitchell Poplack, Beshara Elmufdi
-
Publication number: 20070179772Abstract: A method and apparatus for a memory efficient hardware emulator. The emulator comprises a plurality of processor dusters having data within the duster is stored in at least one data array, where the at least one data array comprises a plurality of sub-arrays. The sub-arrays that are not of uniform size (e.g., the size of each sub-array is determined by the probability that a particular sub-array will be accessed by the processor during a future emulation step). For example, at least one first sub-array is equal in depth to instruction memory within a processor (i.e., equal to the number of instructions in an emulation cycle), and the remaining sub-arrays are a fractional depth of the first sub-array.Type: ApplicationFiled: February 1, 2006Publication date: August 2, 2007Applicant: Cadence Design Systems, Inc.Inventors: William Beausoleil, Beshara Elmufdi, Mitchell Poplack, Tai Su
-
Publication number: 20060190237Abstract: The present system and methods are directed to the interconnection of clusters of emulation processors comprising emulation processors in a software-driven hardware design verification system. The processors each output one NBO output signal. The clusters are interconnected by partitioning a common NBO bus into a number of smaller NBO busses, each carrying unique NBO signals but together carrying every NBO. Each of the smaller NBO busses are passed into a series of multiplexers, each dedicated to a particular processor. The multiplexers select a signal for output back to the emulation clusters. The multiplexers that handle these smaller NBO busses are narrower than was previously required, thus reducing the amount of power, interconnect, and area required by the multiplexer array and dedicated interconnect.Type: ApplicationFiled: December 29, 2005Publication date: August 24, 2006Inventors: William Beausoleil, Mitchell Poplack, Steven Comfort, Beshara Elmufdi
-
Publication number: 20050278163Abstract: A signal conversion system for interfacing selected components of a communication system and methods for manufacturing and using same. The signal conversion system converts selected logic signals from one system component into a pair of differential logic signals and provides the pair of differential logic signals to a second system component, resolving any logical and/or temporal artifacts. While one or more of the selected logic signals change signal state, the signal conversion system maintains the pair of differential logic signals in a first valid combined signal state until the signal state of the selected logic signals corresponds to a second valid combined signal state for the pair of differential logic signals. The signal verification system then updates the pair of differential logic signals to have the second valid combined signal state. The system components thereby can communicate, exchanging differential communication signals while maintaining duty cycle and avoiding signaling glitches.Type: ApplicationFiled: May 31, 2005Publication date: December 15, 2005Inventors: Mitchell Poplack, John Maher
-
Publication number: 20050271078Abstract: An identification system for identifying and validating selected components of a communication system and methods for manufacturing and using same. The communication system includes a host system that is configured to couple with one or more target systems. When the host system is coupled with a selected target system, the communication system can enter an identification mode wherein the selected target system can provide identification data to the host system. The identification data includes information regarding at least one target system characteristic associated with the selected target system such that the host system can attempt to identify the selected target system based at least in part upon the target system characteristics. Once the selected target system has been identified, the communication system likewise can at least partially reconfigure the host system, as necessary, such that the host system can be compatible with the selected target system.Type: ApplicationFiled: November 17, 2004Publication date: December 8, 2005Inventors: Barton Quayle, Mitchell Poplack, Peter Tannenbaum
-
Publication number: 20050267729Abstract: A target interface system for interfacing selected components of a communication system and methods for manufacturing and using same. The target interface system includes target interface logic that is distributed among a plurality of reconfigurable logic devices. Being coupled via a serial link, the reconfigurable logic devices each have an input connection for receiving incoming data packets and an output connection for providing outgoing data packets. The serial link couples the input and output connections of successive reconfigurable logic devices to form a dataring structure for distributing the data packets among the reconfigurable logic devices. Thereby, the dataring structure maintains data synchronization among the reconfigurable logic devices such that the distribution of the target interface logic among the reconfigurable logic devices is transparent to software.Type: ApplicationFiled: May 31, 2005Publication date: December 1, 2005Inventors: Mitchell Poplack, John Maher
-
Publication number: 20050267728Abstract: A target interface system for interfacing selected components of a communication system and methods for manufacturing and using same. Being reconfigurable to support an extensive range of conventional input/output technologies, the target interface system downloads a selected image associated with a desired input/output technology prior to runtime. The selected image identifies an appropriate output driver supply voltage, and any auxiliary voltages are controlled as functions of the output driver supply voltage to limit voltage inconsistencies. Defaulting each voltage to its least dangerous state when unprogrammed, the target interface system subsequently monitors the voltages, disabling the input/output connections if a problem is detected. The target interface system likewise detects when a selected system component is absent, unpowered, and/or wrongly powered and provides contention detection.Type: ApplicationFiled: May 31, 2005Publication date: December 1, 2005Inventors: John Maher, Mitchell Poplack
-
Publication number: 20050265375Abstract: An identification system for identifying and validating selected components of a communication system and methods for manufacturing and using same. The communication system includes a host system that is configured to couple with one or more target systems. When the host system is coupled with a selected target system, the communication system can enter an identification mode wherein the selected target system can provide identification data to the host system. The identification data includes information regarding at least one target system characteristic associated with the selected target system such that the host system can attempt to identify the selected target system based at least in part upon the target system characteristics. Once the selected target system has been identified, the communication system likewise can at least partially reconfigure the host system, as necessary, such that the host system can be compatible with the selected target system.Type: ApplicationFiled: November 17, 2004Publication date: December 1, 2005Inventors: Barton Quayle, Mitchell Poplack, Peter Tannenbaum
-
Publication number: 20050266709Abstract: A mechanism is described for effecting the ejection of a high extraction force electromechanical connector from its mate by utilizing an ejector mechanism and without requiring custom design or manufacturing of the mating connector. One embodiment achieves this by way of rigid sliding frame which applies force to a portion of the mating connector which is otherwise intended to provide alignment guidance between the two connectors.Type: ApplicationFiled: February 18, 2005Publication date: December 1, 2005Inventors: Catalino Datan, Mitchell Poplack
-
Publication number: 20050267727Abstract: A target interface system for flexibly routing and timing communication signals exchanged between selected components of a communication system and methods for manufacturing and using same. Under the control of a host system, the target interface system samples an output data signal provided by the host system and includes a reconfigurable datapath for flexibly routing the sampled data signal to a selected target I/O pin of the target interface system. The selected target I/O pin provides the sampled data signal as an outgoing target data signal to a target system and likewise receives an incoming target data signal from the target system. Upon sampling the incoming target data signal, the target interface system flexibly routes the sampled data signal to the host system as an input data signal. The target interface system thereby facilitates exchanges of communication signals between the host system and the target system.Type: ApplicationFiled: May 31, 2005Publication date: December 1, 2005Inventors: Mitchell Poplack, John Maher
-
Publication number: 20050114113Abstract: An optimized interface for simulation and visualization data transfer between an emulation system and simulator is disclosed. In one embodiment, a method of transferring data between a simulator to an emulator across an interface, comprises updating a simulator buffer of the simulator to contain a desired input state for an emulation cycle. A target write to the interface is performed to indicate that the emulation cycle can proceed. The emulation cycle is completed using an instruction sequencer within the interface independent of the simulator.Type: ApplicationFiled: October 28, 2004Publication date: May 26, 2005Inventors: Barton Quayle, Mitchell Poplack