Patents by Inventor Mitsuo Baba

Mitsuo Baba has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10316918
    Abstract: Provided by the present invention are: a non-asbestos frictional material composition containing a binder, an organic filler, an inorganic filler, and a fiber substrate, wherein, in the non-asbestos frictional material composition, content of a copper is 5% or less by mass as a copper element, content of a metal fiber other than a copper fiber and a copper alloy fiber is 0.5% or less by mass, and a titanate salt is contained therein with antimony trisulfide or zinc powders, with content of the titanate salt being in the range of 10 to 35% by mass; and a frictional material and a friction member that use the said non-asbestos frictional material composition.
    Type: Grant
    Filed: May 23, 2016
    Date of Patent: June 11, 2019
    Assignee: HITACHI CHEMICAL COMPANY, LTD.
    Inventors: Mitsuo Unno, Masamichi MItsumoto, Kazuya Baba, Takashi Kikudome
  • Patent number: 10302165
    Abstract: A non-asbestos frictional material composition is provided, which is capable of provide a frictional material with low environmental load and with excellent friction coefficient, anti-crack properties, and abrasion resistance compared with conventional ones. Furthermore, a frictional material and a friction member formed by using this non-asbestos frictional material composition are provided. The non-asbestos frictional material composition containing a binder, an organic filler, an inorganic filler, and a fiber base material includes: copper in a content of 5 mass % or less as a copper element; a metal fiber other than a copper fiber and a copper alloy fiber in a content of 0.5 mass % or less; and mica and graphite with a particle size of 90 ?m or less but not containing graphite with a particle size of more than 90 ?m.
    Type: Grant
    Filed: November 7, 2011
    Date of Patent: May 28, 2019
    Assignee: HITACHI CHEMICAL COMPANY, LTD.
    Inventors: Takashi Kikudome, Mitsuo Unno, Kazuya Baba
  • Patent number: 8724683
    Abstract: Provided is a communication testing circuit that includes a transmitting unit including a spread spectrum clock generator that generates a modulated clock signal by modulating a reference clock signal, a pseudo-random binary sequence generator that generates a pseudo-random pattern, and a signal generator that generates a transmission signal by modulating the pseudo-random pattern based on the modulated clock signal, a receiving unit including a clock and data recovery circuit that receives the transmission signal and recovers the pseudo-random pattern from the transmission signal, and a detector that compares the recovered pseudo-random pattern with a preset pseudo-random pattern and outputs a signal indicating error information, and a control unit that counts a number of errors from the signal indicating error information input from the receiving unit and decides a timing margin based on a counting result.
    Type: Grant
    Filed: May 26, 2011
    Date of Patent: May 13, 2014
    Assignee: Renesas Electronics Corporation
    Inventor: Mitsuo Baba
  • Publication number: 20110299569
    Abstract: Provided is a communication testing circuit that includes a transmitting unit including a spread spectrum clock generator that generates a modulated clock signal by modulating a reference clock signal, a pseudo-random binary sequence generator that generates a pseudo-random pattern, and a signal generator that generates a transmission signal by modulating the pseudo-random pattern based on the modulated clock signal, a receiving unit including a clock and data recovery circuit that receives the transmission signal and recovers the pseudo-random pattern from the transmission signal, and a detector that compares the recovered pseudo-random pattern with a preset pseudo-random pattern and outputs a signal indicating error information, and a control unit that counts a number of errors from the signal indicating error information input from the receiving unit and decides a timing margin based on a counting result.
    Type: Application
    Filed: May 26, 2011
    Publication date: December 8, 2011
    Inventor: Mitsuo BABA
  • Patent number: 7468957
    Abstract: A canceller circuit includes a subtractor, receiving an analog received signal and a replica signal of noise (e.g.
    Type: Grant
    Filed: October 28, 2004
    Date of Patent: December 23, 2008
    Assignee: NEC Electronics Corporation
    Inventor: Mitsuo Baba
  • Patent number: 7463171
    Abstract: Disclosed is a serial-to-parallel conversion circuit that detects phase difference between a timing of receiving serial receive data and reconstituting parallel data for each symbol and a timing of outputting the reconstituted parallel data to an inside of an LSI, and outputs the detected phase difference as delay time information.
    Type: Grant
    Filed: March 26, 2007
    Date of Patent: December 9, 2008
    Assignee: NEC Electronics Corporation
    Inventor: Mitsuo Baba
  • Patent number: 7386083
    Abstract: A phase comparator has a flip-flop circuit and a logic circuit. The flip-flop circuit compares an input clock signal with a leading edge and a trailing edge of an input data signal to produce a leading phase comparison result signal indicative of a leading phase comparison result related to the leading edge of the input data signal and a trailing phase comparison result signal indicative of a trailing phase comparison result related to the trailing edge of the input data signal. The logic circuit produces an output up signal when both of the leading and the trailing phase comparison result signals indicate a lag phase of the input clock signal. The logic circuit produces an output down signal when both of the leading and the trailing phase comparison result signals indicate a lead phase of the input clock signal.
    Type: Grant
    Filed: May 22, 2003
    Date of Patent: June 10, 2008
    Assignee: NEC Corporation
    Inventor: Mitsuo Baba
  • Publication number: 20070229342
    Abstract: Disclosed is a serial-to-parallel conversion circuit that detects phase difference between a timing of receiving serial receive data and reconstituting parallel data for each symbol and a timing of outputting the reconstituted parallel data to an inside of an LSI, and outputs the detected phase difference as delay time information.
    Type: Application
    Filed: March 26, 2007
    Publication date: October 4, 2007
    Applicant: NEC ELECTRONICS CORPORATION
    Inventor: Mitsuo Baba
  • Publication number: 20050099967
    Abstract: Disclosed is a device in which overasampling is not needed and in which the echo/crosstalk of a continuous time analog waveform may be canceled at a baud rate. There are provided a continuous time analog subtractor, an AD converter for converting an analog signal from a subtractor to a digital signal, an adaptive filter receiving a digital output signal from the AD converter and an echo/crosstalk reference signal and having adaptively variable filter coefficients, a FIFO in which a digital output signal from the FIFO is written in first-in first-out and in which a write and read clocks are interchanged, a D/A converter for converting the digital output signal from the FIFO to an analog signal to output the analog signal, and first and second variable delay circuits for variably delaying an input clock signal to output the delayed signals as first and second clock signals.
    Type: Application
    Filed: October 28, 2004
    Publication date: May 12, 2005
    Applicant: NEC Electronics Corporation
    Inventor: Mitsuo Baba
  • Patent number: 6888389
    Abstract: A digital control variable delay circuit includes n amplitude control units which are connected in parallel and each of which receives a pair of input clock signals to be supplied to a differential pair and receives m-bit digital control signals, and a waveform shaping unit which is connected to the outputs of the n amplitude control units. Each amplitude control unit is capable of varying the amplitude of each of the pair of clock signals into (m+1) values using the m-bit digital control signals, and outputs a pair of amplitude-varied clock signals. The waveform shaping unit receives a pair of added clock signals obtained by adding and combining the pairs of amplitude-varied clock signals outputted from the n amplitude control units and outputs a pair of resultant clock signals as output signals.
    Type: Grant
    Filed: September 11, 2003
    Date of Patent: May 3, 2005
    Assignee: NEC Corporation
    Inventor: Mitsuo Baba
  • Patent number: 6856658
    Abstract: A digital PLL (phase locked loop) circuit includes a sampling circuit, a plurality of internal circuits and an output switching circuit. The sampling circuit samples a burst data signal in response to a multi-phase clock signal to produce N (N is a positive integer larger than one) sampled data signals. The multi-phase clock signal includes N clock signals, each of which has substantially the same frequency as the data signal and which have phases different by a predetermined component from one after another. Each of the plurality of internal circuits is selected in response to a first selection signal, and outputs a set of a selected one of the N clock signals and an identified data signal from the N sampled data signals, which corresponds to the selected clock signal, in response to the selected clock signal, when the internal circuit is selected.
    Type: Grant
    Filed: April 26, 2000
    Date of Patent: February 15, 2005
    Assignee: NEC Corporation
    Inventors: Mitsuo Baba, Masaki Sato
  • Publication number: 20050017780
    Abstract: A digital control variable delay circuit includes n amplitude control units which are connected in parallel and each of which receives a pair of input cloak signals to be supplied to a differential pair and receives m-bit digital control signals, and a waveform shaping unit which is connected to the outputs of the n amplitude control units. Each amplitude control unit is capable of varying the amplitude of each of the pair of clock signals into (m+1) values using the m-bit digital control signals, and outputs a pair of amplitude-varied clock signals. The waveform shaping unit receives a pair of added clock signals obtained by adding and combining the pairs of amplitude-varied clock signals outputted from the n amplitude control units and outputs a pair of resultant clock signals as output signals.
    Type: Application
    Filed: September 11, 2003
    Publication date: January 27, 2005
    Inventor: Mitsuo Baba
  • Publication number: 20030219090
    Abstract: A phase comparator has a flip-flop circuit and a logic circuit. The flip-flop circuit compares an input clock signal with a leading edge and a trailing edge of an input data signal to produce a leading phase comparison result signal indicative of a leading phase comparison result related to the leading edge of the input data signal and a trailing phase comparison result signal indicative of a trailing phase comparison result related to the trailing edge of the input data signal. The logic circuit produces an output up signal when both of the leading and the trailing phase comparison result signals indicate a lag phase of the input clock signal. The logic circuit produces an output down signal when both of the leading and the trailing phase comparison result signals indicate a lead phase of the input clock signal.
    Type: Application
    Filed: May 22, 2003
    Publication date: November 27, 2003
    Applicant: NEC CORPORATION
    Inventor: Mitsuo Baba
  • Patent number: 6614863
    Abstract: A bit synchronization device which extracts an output data signal and an output clock signal from an input data signal on the basis of a multi-phase clock signal. The bit synchronization device is provided with a processing circuit which holds a phase corresponding to a change point of an input data signal with a multi-phase clock signal, and while the input data has a phase without change point, carrying out a data identification free from an error by selecting a clock signal corresponds to the phase without change point.
    Type: Grant
    Filed: December 7, 1999
    Date of Patent: September 2, 2003
    Assignee: NEC Corporation
    Inventor: Mitsuo Baba
  • Patent number: 6556640
    Abstract: An input data signal is digitally sampled by a data sampling section using an N-phase clock signal including N clock signals whose frequencies are almost the same as the bit rate of the input data signal and whose phases has been successively shifted by 1/N of the clock cycle, and thereby a parallel sample data signal including N sample data signals is obtained. An edge point detection operation section detects edge points in the N sample data signals in one cycle of an extracted clock signal and outputs an edge point operation output signal. A clock signal extraction section selects a clock signal from the N-phase clock signal based on the information of the edge point operation output signal and outputs the selected clock signal as the extracted clock signal. A delay section delays the N sample data signals of the parallel sample data signal and thereby outputs a parallel delayed sample data signal including N delayed sample data signals.
    Type: Grant
    Filed: December 4, 1998
    Date of Patent: April 29, 2003
    Assignee: NEC Corporation
    Inventor: Mitsuo Baba
  • Patent number: 6549571
    Abstract: Duty measuring circuitry of the present invention includes a pulse detecting circuit for detecting at least one of a convex pulse width and a concave pulse width included in an input data signal. A duty decision circuit determines whether or not the convex pulse width or the concave pulse width detected is smaller than a preselected value. If the detected pulse width is smaller than the preselected, the duty decision circuit determines that the pulse width is valid, and feeds it to an averaging circuit. The circuitry obviates the need for an exclusive fixed pattern, e.g., ONEs and ZEROs alternating with each other customarily used for the measurement of a duty. In addition, the circuitry is capable of accurately measuring a duty even with a random pattern based on RZ (Return-to-Zero) code or NRZ (Non-Return-to-Zero) code.
    Type: Grant
    Filed: May 11, 1999
    Date of Patent: April 15, 2003
    Assignee: NEC Corporation
    Inventor: Mitsuo Baba
  • Patent number: 6278755
    Abstract: A bit synchronization circuit extracts the central phase of an eye opening irrespective of a jitter distribution of input data to maintain an optimum timing adjustment margin. The bit synchronization circuit has a data edge detector for comparing the phases of an edge of the input data and m-phase clock signals divided from a reference clock. Data edge phase information from the data edge detector is accumulated by a phase accumulation register, which stores the jitter distribution of the input data as accumulated phase information. Based on the accumulated phase information, an eye center phase calculator decodes the negative and positive ends of a jitter range as negative jitter range information and positive jitter range information, and calculates a phase control direction in relation to an extracted phase value which represents a presently selected clock phase.
    Type: Grant
    Filed: May 8, 2000
    Date of Patent: August 21, 2001
    Assignee: NEC Corporation
    Inventors: Mitsuo Baba, Yasushi Aoki, Minoru Kayano, Yuuji Takahashi, Atsushi Katayama
  • Patent number: 6236696
    Abstract: A digital PLL circuit includes a sampler which samples a burst data signal depending on N phase clock signals to produce N phase sampled data signals. Based on the N phase sampled data signals, an edge phase detector detects edge information and a duty detector detects duty information signals in synchronization with the reference signal. A selector selects an optimal sampled data signal from the N phase sampled data signals depending on the edge information and the duty information, and a retiming section retimes the sampled data signal selected in synchronization with the reference signal.
    Type: Grant
    Filed: May 22, 1998
    Date of Patent: May 22, 2001
    Assignee: NEC Corporation
    Inventors: Yasushi Aoki, Masaki Satoh, Satoko Murakami, Mitsuo Baba, Kiyoshi Mikami
  • Patent number: 6137336
    Abstract: A multiphase clock generating circuit having: a clock generating section for generating N-phase clock signals of number N which have a frequency nearly equal to that of input clock signal and whose phases are sequentially shifted by 360 degrees/N; an input side M-division circuit that divides the frequency of the input clock signal by M, outputting a reset signal to the clock generating section; an output side M-division circuit that is fed with a delayed reset signal that the reset signal output from the clock generating section is accompanied with a predetermined delay, and, synchronized with the delayed reset signal, divides the frequency of output clock signal output from the clock generating section by M; and a controller for comparing the input side M-division clock and the output side M-division clock, and controlling a delay amount of the clock generating section based on the comparison result.
    Type: Grant
    Filed: May 25, 1999
    Date of Patent: October 24, 2000
    Assignee: NEC Corporation
    Inventors: Mitsuo Baba, Hiroki Teramoto
  • Patent number: 6002731
    Abstract: In a data synchronization circuit for obtaining a clock synchronized with bits of received data to submit the received data to retiming, it is achieved that a phase synchronization without use of a feedback loop configuration giving rise to oscillations is performed. The received data are devided according to the frequency in a frequency dividing circuit. This frequency divided output and the respective n-phase clocks are compared in phase to generate a specific signal to specify one of n-phase clocks having predetermined phase relations to the frequency divided output. While, on the other hand, the change points of the frequency divided output are synchronized with the extracted clock of a clock selector to average the specific signal with the timing of this change point synchronization signal. One of n-phase clocks is extracted in conformity with the state of this averaged output to make an extracted clock and to subject the received data to retiming in a flip-flop by using this clock.
    Type: Grant
    Filed: December 22, 1997
    Date of Patent: December 14, 1999
    Assignee: NEC Corporation
    Inventors: Yasushi Aoki, Mitsuo Baba