Patents by Inventor Mitsuyoshi Imai

Mitsuyoshi Imai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20180166374
    Abstract: A wiring substrate includes a flexible insulation substrate, a first wiring layer formed on an upper surface of the insulation substrate, a second wiring layer formed on a lower surface of the insulation substrate, and through wiring bonded to the first wiring layer and the second wiring layer and formed in a through hole extending through the first wiring layer, the insulation substrate, and the second wiring layer. The through wiring includes a projection that extends along a lower surface of the second wiring layer located outside the through hole. An upper surface of the through wiring is flush with an upper surface of the first wiring layer.
    Type: Application
    Filed: November 7, 2017
    Publication date: June 14, 2018
    Inventors: KIYOKAZU SATO, MITSUYOSHI IMAI, OSAMU HOSHINO
  • Patent number: 9997448
    Abstract: A wiring substrate includes a flexible insulation substrate, a first wiring layer formed on an upper surface of the insulation substrate, a second wiring layer formed on a lower surface of the insulation substrate, and through wiring bonded to the first wiring layer and the second wiring layer and formed in a through hole extending through the first wiring layer, the insulation substrate, and the second wiring layer. The through wiring includes a projection that extends along a lower surface of the second wiring layer located outside the through hole. An upper surface of the through wiring is flush with an upper surface of the first wiring layer.
    Type: Grant
    Filed: November 7, 2017
    Date of Patent: June 12, 2018
    Assignee: Shinko Electric Industries Co., Ltd
    Inventors: Kiyokazu Sato, Mitsuyoshi Imai, Osamu Hoshino
  • Patent number: 8945336
    Abstract: A wiring substrate includes an adhesive layer, a wiring layer, and a support substrate. The adhesive layer includes a first surface and a second surface that is opposite to the first surface. The wiring layer is formed on the first surface of the adhesive layer. The support substrate is formed on the second surface of the adhesive layer. The wiring layer is partially exposed in a through hole extending through the adhesive layer and the support substrate in a thicknesswise direction. The support substrate is adhered to the adhesive layer in a removable manner.
    Type: Grant
    Filed: June 25, 2013
    Date of Patent: February 3, 2015
    Assignee: Shinko Electric Industries Co., Ltd.
    Inventors: Atsushi Nakamura, Mitsuyoshi Imai
  • Publication number: 20140001648
    Abstract: A wiring substrate includes an adhesive layer, a wiring layer, and a support substrate. The adhesive layer includes a first surface and a second surface that is opposite to the first surface. The wiring layer is formed on the first surface of the adhesive layer. The support substrate is formed on the second surface of the adhesive layer. The wiring layer is partially exposed in a through hole extending through the adhesive layer and the support substrate in a thicknesswise direction. The support substrate is adhered to the adhesive layer in a removable manner.
    Type: Application
    Filed: June 25, 2013
    Publication date: January 2, 2014
    Inventors: Atsushi NAKAMURA, Mitsuyoshi IMAI
  • Patent number: 7901997
    Abstract: A solder 14 is formed, by a plating method, on a connecting surface 21A and a side surface 21B in a connecting pad 21 of a wiring board 11 which is opposed to a metal bump 13 formed on an electrode pad 31 of a semiconductor chip 12, and subsequently, the solder 14 is molten to form an accumulated solder 15 taking a convex shape on the connecting surface 21A of the connecting pad 21 and the metal bump 13 is then mounted on the connecting surface 21A of the connecting pad 21 on which the accumulated solder is formed, and the accumulated solder 15 and the metal bump 13 are thus bonded to each other.
    Type: Grant
    Filed: January 29, 2008
    Date of Patent: March 8, 2011
    Assignee: Shinko Electric Industries Co., Ltd.
    Inventors: Takashi Ozawa, Seiji Sato, Masao Nakazawa, Mitsuyoshi Imai, Masatoshi Nakamura, Kei Imafuji
  • Publication number: 20080188040
    Abstract: A solder 14 is formed, by a plating method, on a connecting surface 21A and a side surface 21B in a connecting pad 21 of a wiring board 11 which is opposed to a metal bump 13 formed on an electrode pad 31 of a semiconductor chip 12, and subsequently, the solder 14 is molten to form an accumulated solder 15 taking a convex shape on the connecting surface 21A of the connecting pad 21 and the metal bump 13 is then mounted on the connecting surface 21A of the connecting pad 21 on which the accumulated solder is formed, and the accumulated solder 15 and the metal bump 13 are thus bonded to each other.
    Type: Application
    Filed: January 29, 2008
    Publication date: August 7, 2008
    Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.
    Inventors: Takashi Ozawa, Seiji Sato, Masao Nakazawa, Mitsuyoshi Imai, Masatoshi Nakamura, Kei Imafuji
  • Patent number: 6700198
    Abstract: In order to improve adhesion between a plated film which functions as an external connection terminal of a semiconductor device and a surface of a resin protuberance and to improve reliability, a carrier substrate includes a metal substrate which is shaped into a sheet form, to which a semiconductor chip is fixed, and which is removed before the semiconductor device is completed, a recess formed at a position of the metal substrate corresponding to the resin protuberance and having a rugged bottom surface and/or a rugged side surface, and a plated film formed on the inner surface of the recess.
    Type: Grant
    Filed: October 5, 2001
    Date of Patent: March 2, 2004
    Assignees: Shinko Electric Industries Co., Ltd., Fujitsu Limited
    Inventors: Hideki Toya, Mitsuyoshi Imai, Masaki Sakaguchi, Naoki Yamabe, Mamoru Suwa, Toshiyuki Motooka, Hideharu Sakoda, Muneharu Morioka
  • Patent number: 6348416
    Abstract: In order to improve adhesion between a plated film which functions as an external connection terminal of a semiconductor device and a surface of a resin protuberance and to improve reliability, a carrier substrate includes a metal substrate 12 which is shaped into a sheet form, to which a semiconductor chip is fixed, and which is removed before the semiconductor device is completed, a recess 16 formed at a position of the metal substrate 12 corresponding to the resin protuberance and having a rugged bottom surface 16a and/or a rugged side surface, and a plated film 14 formed on the inner surface of the recess 16.
    Type: Grant
    Filed: December 6, 1999
    Date of Patent: February 19, 2002
    Assignees: Shinko Electric Industries Co., Ltd, Fujitsu Limited
    Inventors: Hideki Toya, Mitsuyoshi Imai, Masaki Sakaguchi, Naoki Yamabe, Mamoru Suwa, Toshiyuki Motooka, Hideharu Sakoda, Muneharu Morioka
  • Publication number: 20020019133
    Abstract: In order to improve adhesion between a plated film which functions as an external connection terminal of a semiconductor device and a surface of a resin protuberance and to improve reliability, a carrier substrate includes a metal substrate which is shaped into a sheet form, to which a semiconductor chip is fixed, and which is removed before the semiconductor device is completed, a recess formed at a position of the metal substrate corresponding to the resin protuberance and having a rugged bottom surface and/or a rugged side surface, and a plated film formed on the inner surface of the recess.
    Type: Application
    Filed: October 5, 2001
    Publication date: February 14, 2002
    Applicant: Shinko Electric Industries Co., Ltd
    Inventors: Hideki Toya, Mitsuyoshi Imai, Masaki Sakaguchi, Naoki Yamabe, Mamoru Suwa, Toshiyuki Motooka, Hideharu Sakoda, Muneharu Morioka