Patents by Inventor Mitsuyuki Katsuzawa

Mitsuyuki Katsuzawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7979830
    Abstract: A method of designing a layout of a semiconductor integrated circuit having a hard macro includes acquiring a condition for permitting wirings with respect to a given region within the hard macro, and searching a passing wiring that passes through the given region among the wirings that are arranged on the semiconductor integrated circuit. The method further includes allowing a normal passing wiring that satisfies the condition to pass through the hard macro, and wiring a defaulting passing wiring that does not satisfy the condition so as to bypass the hard macro among the searched passing wirings.
    Type: Grant
    Filed: June 26, 2008
    Date of Patent: July 12, 2011
    Assignee: Renesas Electronics Corporation
    Inventor: Mitsuyuki Katsuzawa
  • Publication number: 20090013296
    Abstract: A method of designing a layout of a semiconductor integrated circuit having a hard macro includes acquiring a condition for permitting wirings with respect to a given region within the hardmacro, and searching a passing wiring that passes through the given region among the wirings that are arranged 6n the semiconductor integrated circuit. The method further includes allowing a normal passing wiring that satisfies the condition to pass through the hardmacro, and wiring a defaulting passing wiring that does not satisfy the condition so as to bypass the hard macro among the searched passing wirings.
    Type: Application
    Filed: June 26, 2008
    Publication date: January 8, 2009
    Applicant: NEC ELECTRONICS CORPORATION
    Inventor: Mitsuyuki Katsuzawa
  • Publication number: 20060282726
    Abstract: A semiconductor device includes a logic circuit section having a plurality of logic circuits and configured to achieve a predetermined logical function; and a probing circuit connected with the logic circuit section. The probing circuit is not related to the predetermined logical function and comprises a diffusion layer used in a LVP (Laser Voltage Probing) method.
    Type: Application
    Filed: May 17, 2006
    Publication date: December 14, 2006
    Inventor: Mitsuyuki Katsuzawa