Abstract: A memory cell array includes a memory cell having a variable resistance element and disposed between first and second wirings. A control circuit provides a selected first wiring with a first voltage and provide a selected second wiring with a second voltage having a lower voltage value than the first voltage. A current limitation circuit controls a cell current below a first current. It includes a first current generation circuit for storing a cell current at a first point of time and generating a first current of ? times the stored cell current. It also includes a second current generation circuit for generating a second current of (?/?) times the cell current at a second point of time. A determination circuit outputs a control signal when the second current exceeds the stored current. The first current generation circuit newly stores a stored current according to the control signal.

Abstract: A memory cell array includes a memory cell having a variable resistance element and disposed between first and second wirings. A control circuit provides a selected first wiring with a first voltage and provide a selected second wiring with a second voltage having a lower voltage value than the first voltage. A current limitation circuit controls a cell current below a first current. It includes a first current generation circuit for storing a cell current at a first point of time and generating a first current of ? times the stored cell current. It also includes a second current generation circuit for generating a second current of (?/?) times the cell current at a second point of time. A determination circuit outputs a control signal when the second current exceeds the stored current. The first current generation circuit newly stores a stored current according to the control signal.