Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to rule check structures and methods of manufacture. The method includes matching, by a computing device, patterns in a design layer to approved patterns; determining, by the computing device, a similarity between at least one unmatched pattern and the approved patterns; and correcting, by the computing device, the at least one unmatched pattern to match a pattern with the closest similarity out of the approved patterns.