Patents by Inventor Mohit Chawla
Mohit Chawla has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250080920Abstract: In one example, an audio device includes a substrate, a first piezoelectric flap, a second piezoelectric flap, a transmit circuit, a first receive circuit, a switch circuit, and a second receive circuit. The substrate has an opening. The first piezoelectric flap has a first end on the substrate and extending over the opening, the first piezoelectric flap having first and second terminals. The second piezoelectric flap has a second end on the substrate and extending over the opening, the second piezoelectric flap spaced from the first piezoelectric flap, the second piezoelectric flap having third and fourth terminals. The transmit circuit has driver outputs. The first receive circuit has first receiver inputs. The switch circuit coupled to the driver outputs and the first receiver inputs, and the first and second terminals. The second receive circuit has second receiver inputs coupled to the third and fourth terminals.Type: ApplicationFiled: August 31, 2023Publication date: March 6, 2025Inventors: Bichoy Bahr, Udit Rawat, Mohit Chawla, Yogesh Ramadass
-
Publication number: 20250080918Abstract: In one example, an apparatus comprises a substrate, a first piezoelectric flap, and a second piezoelectric flap. The substrate has an opening. The first piezoelectric flap has a first end on the substrate and has a first portion extending over a first part of the opening, the first piezoelectric flap including first electrodes, in which the first electrodes extend no more than half of a first length of the first portion. The second piezoelectric flap has a second end on the substrate and has a second portion extending over a second part of the opening, the second piezoelectric flap including second electrodes, in which the second electrodes extend no more than half of a second length of the second portion.Type: ApplicationFiled: August 31, 2023Publication date: March 6, 2025Applicant: Texas Instruments IncorporatedInventors: Bichoy Bahr, Udit Rawat, Mohit Chawla, Yogesh Ramadass
-
Publication number: 20240314176Abstract: Systems and methods for a dynamically reconfigurable traffic inspection pipeline in zero trust networks. Methods include steps of intercepting traffic traversing through a zero trust network to a destination; determining one or more traffic inspection stages to utilize for inspecting the traffic based on the characteristics of the traffic; creating a traffic inspection pipeline including the one or more traffic inspection stages; and performing the one or more traffic inspection stages on the traffic through the traffic inspection pipeline. The steps can include dynamically adding or removing traffic inspection stages in the traffic inspection pipeline after performing a traffic inspection stage.Type: ApplicationFiled: May 1, 2023Publication date: September 19, 2024Inventors: Kanti Varanasi, Jane Joseph, Mohit Chawla, Nikhil Bhatia, Sunil Menon
-
Publication number: 20240275803Abstract: Systems and methods for policy based traffic inspection in zero trust private networks. Various embodiments include receiving a request for a workload; analyzing one or more criteria associated with the request; determining an inspection profile to utilize for the request based on the analyzing of the one or more criteria; applying the inspection profile to the request; and inspecting traffic associated with the request based on the inspection profile.Type: ApplicationFiled: April 3, 2023Publication date: August 15, 2024Inventors: Kanti Varanasi, Jane Joseph, Mohit Chawla, Nikhil Bhatia, Sunil Menon
-
Patent number: 11923813Abstract: A pulse width modulated (PWM) amplifier includes a synchronization logic circuit having a first input configured to receive a bridge control signal and having a second input configured to receive a clock signal. The synchronization logic circuit is configured to provide a slope switch signal and a reference switch signal. The PWM amplifier includes a ramp generator having a first input configured to receive a first voltage supply and having a second input configured to receive a second voltage supply and having a third input configured to receive the reference switch signal and having a fourth input configured to receive the slope switch signal. The ramp generator is configured to provide a ramp signal having a first slope responsive to the slope switch signal in a first state and having a second slope responsive to the slope switch signal in a second state and to provide the clock signal.Type: GrantFiled: October 18, 2021Date of Patent: March 5, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Shaik Asif Basha, Mohit Chawla, Jasjot Singh Chadha
-
Patent number: 11830045Abstract: Systems and methods for distribution of enterprise software and compensation for usage of the enterprise software are disclosed. Exemplary implementations may: store information including executable code of software applications; receive user input from administrative users regarding eligibility of individual software applications for different users; facilitate execution of different eligible software applications as selected by the different users; monitor billable execution of the software applications; determine compensation amounts that correspond to monitored billable execution; and presenting information to a given administrative user regarding the determined compensation amounts.Type: GrantFiled: December 11, 2020Date of Patent: November 28, 2023Assignee: Instabase, Inc.Inventors: Anant Bhardwaj, Shih Ping Chang, Justin Herlick, Karthikeyan Sabhanatarajan, Mohit Chawla
-
Patent number: 11750992Abstract: A switching amplifier includes: a driver circuit with differential inputs and differential outputs; and a fault detection circuit coupled to the differential outputs. The fault detection circuit includes: a power supply input; and a sense circuit coupled to the differential outputs. The sense circuit includes: a first resistor between the power supply input and a positive output of the differential outputs; a second resistor between the positive output and ground; a third resistor between the power supply input and a negative output of the differential outputs; and a fourth resistor between the negative output and ground. The fault detection circuit also includes an analyzer circuit coupled to the sense circuit and configured to determine a fault location relative to the differential outputs based on an output of the sense circuit.Type: GrantFiled: June 28, 2021Date of Patent: September 5, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Venkata Ramanan Ramamurthy, Mohit Chawla
-
Patent number: 11715487Abstract: A device may receive audio data identifying a plurality of speakers and may process the audio data, with a plurality of clustering models, to identify a plurality of speaker segments. The device may determine a plurality of diarization error rates for the plurality of speaker segments and may identify a plurality of errors in the plurality of speaker segments. The device may select rectification models to rectify the plurality of errors and may segment and/or re-segment the audio data with the rectification models to generate re-segmented audio data. The device may determine a plurality of modified diarization error rates for the plurality of speaker segments based on the re-segmented audio data and may select one of the plurality of speaker segments based on the plurality of modified diarization error rates. The device may calculate an empathy score based on the selected speaker segment and may perform actions based on the empathy score.Type: GrantFiled: March 31, 2021Date of Patent: August 1, 2023Assignee: Accenture Global Solutions LimitedInventors: Mohit Chawla, Balaji Janarthanam, Dinesh Vijayakumar, Sanjay Tiwari, Ashwini Purushothaman, Bhavika Sehgal, Rajesh Gala, Saran Prasad, Vinu Varghese, Mohit Mahajan, Badarayan Panigrahi
-
Patent number: 11546709Abstract: An audio system includes an H-bridge. The audio system implements one or more techniques for ensuring a transistor within the H-bridge does not turn on in the event of the detection of a short-circuit on the output of the H-bridge. Other transistors within the H-bridge can turn and thus audio can still be played to a speaker.Type: GrantFiled: July 27, 2020Date of Patent: January 3, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Mohit Chawla
-
Publication number: 20220319535Abstract: A device may receive audio data identifying a plurality of speakers and may process the audio data, with a plurality of clustering models, to identify a plurality of speaker segments. The device may determine a plurality of diarization error rates for the plurality of speaker segments and may identify a plurality of errors in the plurality of speaker segments. The device may select rectification models to rectify the plurality of errors and may segment and/or re-segment the audio data with the rectification models to generate re-segmented audio data. The device may determine a plurality of modified diarization error rates for the plurality of speaker segments based on the re-segmented audio data and may select one of the plurality of speaker segments based on the plurality of modified diarization error rates. The device may calculate an empathy score based on the selected speaker segment and may perform actions based on the empathy score.Type: ApplicationFiled: March 31, 2021Publication date: October 6, 2022Inventors: Mohit CHAWLA, Balaji JANARTHANAM, Dinesh VIJAYAKUMAR, Sanjay TIWARI, Ashwini PURUSHOTHAMAN, Bhavika SEHGAL, Rajesh GALA, Saran PRASAD, Vinu VARGHESE, Mohit MAHAJAN, Badarayan PANIGRAHI
-
Publication number: 20220229457Abstract: A controller regulates the voltage delivered to the load and current drawn from the battery in an audio system depending on ripple in the battery voltage which is input to the controller to allocate power for audio playback. Regulation maximizes available headroom while avoiding audio clipping. The effect of internal battery and external parasitic resistance (ESR) on ripple is compensated by an iterative process. ESR is rapidly increased whenever the minimum of the battery voltage input to the controller falls below a clipping threshold and slowly decreased whenever such voltage exceeds such threshold and the audio is under compression. A limiter allocates power to utilize more of the available audio headroom. A de-emphasis filter in each audio signal path compensates for capacitive ripple in the battery voltage input to the controller. As the frequency of the audio input changes, the filter(s) allow frequency-dependent power/current regulation to fill the full audio range without distortion.Type: ApplicationFiled: June 7, 2021Publication date: July 21, 2022Inventors: Supriyo Palit, Mohit Chawla
-
Patent number: 11316507Abstract: Techniques are provided herein for generating PWM signals. Furthermore, a direct-drive method is disclosed in which a PWM signal is generated as a differential signal made up of OUTP and OUTN signals, where OUTP is a copy of OUTN but shifted in time by half a period. The PWM signal is generated by passing each of an input period and an input duty cycle through corresponding sigma-delta circuits to generate a refined period and a refined duty cycle, respectively. In some example cases, a threshold mapper uses a lookup table (LUT) or similar mechanism to select timing thresholds for rise times and fall times for each of the OUTP and OUTN signals, where the timing thresholds are selected based on the refined period and the refined duty cycle. In some example cases, a pulse generator generates the OUTP and OUTN signals based on the timing thresholds.Type: GrantFiled: June 30, 2021Date of Patent: April 26, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: David Hernandez, David Patrick Magee, Mohit Chawla, James Kelly Griffin
-
Publication number: 20220094312Abstract: A pulse width modulated (PWM) amplifier includes a synchronization logic circuit having a first input configured to receive a bridge control signal and having a second input configured to receive a clock signal. The synchronization logic circuit is configured to provide a slope switch signal and a reference switch signal. The PWM amplifier includes a ramp generator having a first input configured to receive a first voltage supply and having a second input configured to receive a second voltage supply and having a third input configured to receive the reference switch signal and having a fourth input configured to receive the slope switch signal. The ramp generator is configured to provide a ramp signal having a first slope responsive to the slope switch signal in a first state and having a second slope responsive to the slope switch signal in a second state and to provide the clock signal.Type: ApplicationFiled: October 18, 2021Publication date: March 24, 2022Inventors: Shaik Asif Basha, Mohit Chawla, Jasjot Singh Chadha
-
Publication number: 20220086577Abstract: A switching amplifier includes: a driver circuit with differential inputs and differential outputs; and a fault detection circuit coupled to the differential outputs. The fault detection circuit includes: a power supply input; and a sense circuit coupled to the differential outputs. The sense circuit includes: a first resistor between the power supply input and a positive output of the differential outputs; a second resistor between the positive output and ground; a third resistor between the power supply input and a negative output of the differential outputs; and a fourth resistor between the negative output and ground. The fault detection circuit also includes an analyzer circuit coupled to the sense circuit and configured to determine a fault location relative to the differential outputs based on an output of the sense circuit.Type: ApplicationFiled: June 28, 2021Publication date: March 17, 2022Inventors: Venkata Ramanan RAMAMURTHY, Mohit CHAWLA
-
Publication number: 20220036412Abstract: Systems and methods for distribution of enterprise software and compensation for usage of the enterprise software are disclosed. Exemplary implementations may: store information including executable code of software applications; receive user input from administrative users regarding eligibility of individual software applications for different users; facilitate execution of different eligible software applications as selected by the different users; monitor billable execution of the software applications; determine compensation amounts that correspond to monitored billable execution; and presenting information to a given administrative user regarding the determined compensation amounts.Type: ApplicationFiled: December 11, 2020Publication date: February 3, 2022Inventors: Anant Bhardwaj, Shih Ping Chang, Justin Herlick, Karthikeyan Sabhanatarajan, Mohit Chawla
-
Publication number: 20220021379Abstract: Techniques are provided herein for generating PWM signals. Furthermore, a direct-drive method is disclosed in which a PWM signal is generated as a differential signal made up of OUTP and OUTN signals, where OUTP is a copy of OUTN but shifted in time by half a period. The PWM signal is generated by passing each of an input period and an input duty cycle through corresponding sigma-delta circuits to generate a refined period and a refined duty cycle, respectively. In some example cases, a threshold mapper uses a lookup table (LUT) or similar mechanism to select timing thresholds for rise times and fall times for each of the OUTP and OUTN signals, where the timing thresholds are selected based on the refined period and the refined duty cycle. In some example cases, a pulse generator generates the OUTP and OUTN signals based on the timing thresholds.Type: ApplicationFiled: June 30, 2021Publication date: January 20, 2022Inventors: David Hernandez, David Patrick Magee, Mohit Chawla, James Kelly Griffin
-
Patent number: 11177785Abstract: A pulse width modulated (PWM) amplifier includes a synchronization logic circuit having a first input configured to receive a bridge control signal and having a second input configured to receive a clock signal. The synchronization logic circuit is configured to provide a slope switch signal and a reference switch signal. The PWM amplifier includes a ramp generator having a first input configured to receive a first voltage supply and having a second input configured to receive a second voltage supply and having a third input configured to receive the reference switch signal and having a fourth input configured to receive the slope switch signal. The ramp generator is configured to provide a ramp signal having a first slope responsive to the slope switch signal in a first state and having a second slope responsive to the slope switch signal in a second state and to provide the clock signal.Type: GrantFiled: September 18, 2020Date of Patent: November 16, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Shaik Asif Basha, Mohit Chawla, Jasjot Singh Chadha
-
Publication number: 20210092540Abstract: An audio system includes an H-bridge. The audio system implements one or more techniques for ensuring a transistor within the H-bridge does not turn on in the event of the detection of a short-circuit on the output of the H-bridge. Other transistors within the H-bridge can turn and thus audio can still be played to a speaker.Type: ApplicationFiled: July 27, 2020Publication date: March 25, 2021Inventor: Mohit CHAWLA
-
Patent number: 10868498Abstract: A circuit includes a comparator to compare an analog signal to a ramp signal to generate a pulse width modulated output signal and a driver to generate control signals for a plurality of power transistors. A pulse blanking circuit receives the pulse width modulated output signal. For each pulse of the pulse width modulated output signal, the pulse blanking circuit, responsive to a width of the pulse being greater than a threshold, passes the pulse to the driver. Responsive to the width of the pulse being less than the threshold, the pulse blanking circuit prevents the pulse from being passed to the driver.Type: GrantFiled: January 22, 2020Date of Patent: December 15, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Mohit Chawla
-
Publication number: 20200162026Abstract: A circuit includes a comparator to compare an analog signal to a ramp signal to generate a pulse width modulated output signal and a driver to generate control signals for a plurality of power transistors. A pulse blanking circuit receives the pulse width modulated output signal. For each pulse of the pulse width modulated output signal, the pulse blanking circuit, responsive to a width of the pulse being greater than a threshold, passes the pulse to the driver. Responsive to the width of the pulse being less than the threshold, the pulse blanking circuit prevents the pulse from being passed to the driver.Type: ApplicationFiled: January 22, 2020Publication date: May 21, 2020Inventor: Mohit CHAWLA