Patents by Inventor Monica Tang
Monica Tang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11100269Abstract: Simulation or calculation to estimate activity per unit in a chip design, combined with estimation of the specific location or region in which the unit logic will be finally placed, provides for calculation of an estimation of the activity distribution within the floorplan. Activity distribution estimation can be performed with fine granularity (at a gate level), at coarse granularity (at a macro level), or at an intermediate granularity (at a network-on-chip unit level). The estimation is displayed, visually, to a user of a design tool. Furthermore, the estimation is used to make manual or automatic optimizations of the floorplan and the location and configuration of units within the floorplan.Type: GrantFiled: September 24, 2019Date of Patent: August 24, 2021Assignee: ARTERIS, INC.Inventors: Jonah Probell, Monica Tang
-
Publication number: 20200089839Abstract: Simulation or calculation to estimate activity per unit in a chip design, combined with estimation of the specific location or region in which the unit logic will be finally placed, provides for calculation of an estimation of the activity distribution within the floorplan. Activity distribution estimation can be performed with fine granularity (at a gate level), at coarse granularity (at a macro level), or at an intermediate granularity (at a network-on-chip unit level). The estimation is displayed, visually, to a user of a design tool. Furthermore, the estimation is used to make manual or automatic optimizations of the floorplan and the location and configuration of units within the floorplan.Type: ApplicationFiled: September 24, 2019Publication date: March 19, 2020Applicant: ARTERIS, INC.Inventors: Jonah PROBELL, Monica TANG
-
Patent number: 10528421Abstract: Systems-on-chip are designed with different IPs that use different data protection schemes. Modules are used between the IPs, and the modules convert between protection schemes. Protection schemes can be per-byte, word, packet, flit, or burst. Conversion can involve splitting, merging, encapsulation, conversion, and generation of redundant information. Encoding of redundancy according to protection schemes can occur directly at an IP interface or within an interconnect, such as within a packet-based NoC. Designs include SoCs, hardware description language code describing functions within SoCs, and non-transient computer readable media that store such source code.Type: GrantFiled: December 29, 2015Date of Patent: January 7, 2020Assignee: ARTERIS, INC.Inventors: Monica Tang, Xavier van Ruymbeke
-
Publication number: 20190384875Abstract: A Network-on-Chip (NoC) link with an upstream bypassable narrowing serialization adapter and a downstream bypassable widening serialization adapter, which are able to heal a link, without losing throughput, by using one or a small number of sideband signals to bypass individual known-bad wires. The serialization adapters are normally bypassed. To avoid sending information on broken wires, bypassing is disabled so that information is serialized to only a portion of the link. Serialization can be applied to any portion of a link down to as little as one bit wire.Type: ApplicationFiled: June 24, 2019Publication date: December 19, 2019Applicant: ARTERIS, INC.Inventors: Jonah PROBELL, Alexis BOUTILLIER, Dee LIN, Monica TANG
-
Patent number: 10430545Abstract: Simulation or calculation to estimate activity per unit in a chip design, combined with estimation of the specific location or region in which the unit logic will be finally placed, provides for calculation of an estimation of the activity distribution within the floorplan. Activity distribution estimation can be performed with fine granularity (at a gate level), at coarse granularity (at a macro level), or at an intermediate granularity (at a network-on-chip unit level). The estimation is displayed, visually, to a user of a design tool. Furthermore, the estimation is used to make manual or automatic optimizations of the floorplan and the location and configuration of units within the floorplan.Type: GrantFiled: July 17, 2017Date of Patent: October 1, 2019Assignee: ARTERIS, INC.Inventors: Monica Tang, Jonah Probell
-
Patent number: 10331846Abstract: A Network-on-Chip (NoC) link with an upstream bypassable narrowing serialization adapter and a downstream bypassable widening serialization adapter. The serialization adapters are normally bypassed. To avoid sending information on broken wires, bypassing is disabled so that information is serialized to only a portion of the link. Serialization can be applied to any portion of a link down to as little as one bit wire.Type: GrantFiled: December 28, 2016Date of Patent: June 25, 2019Assignee: ARTERIS, INC.Inventors: Alexis Boutillier, Dee Lin, Monica Tang, Jonah Probell
-
Patent number: 9825779Abstract: A system and method of defining the topology of a network-on-chip. The IP sockets and their data transfer connectivity are defined. The location of each IP socket is defined. A number of switches are defined so that there is at least one switch within a distance from each IP socket, the distance being less than that over which a signal propagates within one clock cycle period. The switches are coupled by links. Links may comprise pipeline stages, storage buffers, and are characterized by a data width.Type: GrantFiled: May 26, 2015Date of Patent: November 21, 2017Assignee: ARTERIS, Inc.Inventors: Xavier van Ruymbeke, Monica Tang, Jonah Probell, Aliaksei Chapyzhenka
-
Publication number: 20170316145Abstract: Simulation or calculation to estimate activity per unit in a chip design, combined with estimation of the specific location or region in which the unit logic will be finally placed, provides for calculation of an estimation of the activity distribution within the floorplan. Activity distribution estimation can be performed with fine granularity (at a gate level), at coarse granularity (at a macro level), or at an intermediate granularity (at a network-on-chip unit level). The estimation is displayed, visually, to a user of a design tool. Furthermore, the estimation is used to make manual or automatic optimizations of the floorplan and the location and configuration of units within the floorplan.Type: ApplicationFiled: July 17, 2017Publication date: November 2, 2017Applicant: Arteris, Inc.Inventors: Monica Tang, Jonah Probell
-
Patent number: 9710590Abstract: Simulation or calculation to estimate activity per unit in a chip design, combined with estimation of the specific location or region in which the unit logic will be finally placed, provides for calculation of an estimation of the activity distribution within the floorplan. Activity distribution estimation can be performed with fine granularity (at a gate level), at coarse granularity (at a macro level), or at an intermediate granularity (at a network-on-chip unit level). The estimation is displayed, visually, to a user of a design tool. Furthermore, the estimation is used to make manual or automatic optimizations of the floorplan and the location and configuration of units within the floorplan.Type: GrantFiled: December 31, 2014Date of Patent: July 18, 2017Assignee: ARTERIS, Inc.Inventors: Jonah Probell, Monica Tang
-
Publication number: 20170193142Abstract: A Network-on-Chip (NoC) link with an upstream bypassable narrowing serialization adapter and a downstream bypassable widening serialization adapter. The serialization adapters are normally bypassed. To avoid sending information on broken wires, bypassing is disabled so that information is serialized to only a portion of the link. Serialization can be applied to any portion of a link down to as little as one bit wire.Type: ApplicationFiled: December 28, 2016Publication date: July 6, 2017Applicant: Arteris, Inc.Inventors: Alexis Boutillier, Dee Lin, Monica Tang, Jonah Probell
-
Publication number: 20170185477Abstract: Systems-on-chip are designed with different IPs that use different data protection schemes. Modules are used between the IPs, and the modules convert between protection schemes. Protection schemes can be per-byte, word, packet, flit, or burst. Conversion can involve splitting, merging, encapsulation, conversion, and generation of redundant information. Encoding of redundancy according to protection schemes can occur directly at an IP interface or within an interconnect, such as within a packet-based NoC. Designs include SoCs, hardware description language code describing functions within SoCs, and non-transient computer readable media that store such source code.Type: ApplicationFiled: December 29, 2015Publication date: June 29, 2017Applicant: Arteris, Inc.Inventors: Monica Tang, Xavier van Ruymbeke
-
Publication number: 20160188779Abstract: Simulation or calculation to estimate activity per unit in a chip design, combined with estimation of the specific location or region in which the unit logic will be finally placed, provides for calculation of an estimation of the activity distribution within the floorplan. Activity distribution estimation can be performed with fine granularity (at a gate level), at coarse granularity (at a macro level), or at an intermediate granularity (at a network-on-chip unit level). The estimation is displayed, visually, to a user of a design tool. Furthermore, the estimation is used to make manual or automatic optimizations of the floorplan and the location and configuration of units within the floorplan.Type: ApplicationFiled: December 31, 2014Publication date: June 30, 2016Inventors: Jonah Probell, Monica Tang
-
Publication number: 20150341224Abstract: A system and method of defining the topology of a network-on-chip. The IP sockets and their data transfer connectivity are defined. The location of each IP socket is defined. A number of switches are defined so that there is at least one switch within a distance from each IP socket, the distance being less than that over which a signal propagates within one clock cycle period. The switches are coupled by links. Links may comprise pipeline stages, storage buffers, and are characterized by a data width.Type: ApplicationFiled: May 26, 2015Publication date: November 26, 2015Applicant: Arteris, IncInventors: Xavier van Ruymbeke, Monica Tang, Jonah Probell, Aliaksei Chapyzhenka
-
Patent number: 8295367Abstract: Systems and methods of processing a video signal are provided. A potential block boundary can be detected between a first block and a second block of a frame of the video signal, wherein the frame, the first block, and the second block each include a plurality of pixels. An offset parameter can be determined for at least one pixel of at least one of the first block and the second block. Based on the offset parameter, a boundary verification value of at least one of the first block and the second block can also be determined. Based on the boundary verification value, it can further be determined if the potential block boundary includes a block boundary.Type: GrantFiled: January 9, 2009Date of Patent: October 23, 2012Assignee: CSR Technology Inc.Inventors: Monica Tang, Joseph Cesana, Aleksandr Movshovich
-
Publication number: 20090180026Abstract: Systems and methods of processing a video signal are provided. A potential block boundary can be detected between a first block and a second block of a frame of the video signal, wherein the frame, the first block, and the second block each include a plurality of pixels. An offset parameter can be determined for at least one pixel of at least one of the first block and the second block. Based on the offset parameter, a boundary verification value of at least one of the first block and the second block can also be determined. Based on the boundary verification value, it can further be determined if the potential block boundary includes a block boundary.Type: ApplicationFiled: January 9, 2009Publication date: July 16, 2009Applicant: Zoran CorporationInventors: Monica Tang, Joseph Cesana, Aleksandr Movshovich