Patents by Inventor Montague Denneau
Montague Denneau has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11335657Abstract: A data processing system includes a first wafer comprising a plurality of first chips, and kerf and crack-stop structures around perimeters of the first chips, and a second wafer comprising a plurality second chips, a plurality of interconnect structures through a connection zone between the second chips, and a plurality of thru silicon vias, wherein the first wafer and the second wafer are bonded face-to-face such that the interconnect structures of the second wafer electrically connect adjacent chip sites of the first wafer and where a pitch of the chips on the first and second wafer are equal.Type: GrantFiled: September 16, 2020Date of Patent: May 17, 2022Assignee: International Business Machines CorporationInventors: Evan Colgan, Timothy J. Chainer, Monty Montague Denneau, Kai Schleupen, Diego Anzola, Mark D. Schultz, Layne A. Berge
-
Publication number: 20220084969Abstract: A data processing system includes a first wafer comprising a plurality of first chips, and kerf and crack-stop structures around perimeters of the first chips, and a second wafer comprising a plurality second chips, a plurality of interconnect structures through a connection zone between the second chips, and a plurality of thru silicon vias, wherein the first wafer and the second wafer are bonded face-to-face such that the interconnect structures of the second wafer electrically connect adjacent chip sites of the first wafer and where a pitch of the chips on the first and second wafer are equal.Type: ApplicationFiled: September 16, 2020Publication date: March 17, 2022Inventors: Evan Colgan, Timothy J. Chainer, Monty Montague Denneau, Kai Schleupen, Diego Anzola, Mark D. Schultz, Layne A. Berge
-
Patent number: 9953501Abstract: A method comprises forming a structure, the structure comprising at least one of a wafer, a panel and a roll to roll structure and forming a plurality of integrated circuit chips from the structure. At least a given one of the plurality of integrated circuit chips or a heterogeneous integrated sub-component thereof forms a smart tag comprising a processor, a non-volatile memory, an internal power source, and a transceiver configured for two-way communication with a reader external to the smart tag. The given integrated circuit chip less than 10 cubic millimeters in size.Type: GrantFiled: March 22, 2017Date of Patent: April 24, 2018Assignee: International Business Machines CorporationInventors: Paul S. Andry, Monty Montague Denneau, John U. Knickerbocker, Robert L. Wisnieff
-
Publication number: 20170193775Abstract: A smart tag comprises a processor, a non-volatile memory, at least one of an internal power source and an external power source, and a transceiver configured for two-way communication with a reader external to the smart tag. The smart tag is formed as an integrated circuit chip less than 10 cubic millimeters in size to less than 0.000125 cubic millimeters in size. An apparatus comprising the smart tag may further include an antenna connect to the smart tag.Type: ApplicationFiled: March 22, 2017Publication date: July 6, 2017Inventors: Paul S. Andry, Monty Montague Denneau, John U. Knickerbocker, Robert L. Wisnieff
-
Patent number: 9684862Abstract: A smart tag comprises a processor, a non-volatile memory, at least one of an internal power source and an external power source, and a transceiver configured for two-way communication with a reader external to the smart tag. The smart tag is formed as an integrated circuit chip less than 10 cubic millimeters in size to less than 0.000125 cubic millimeters in size. An apparatus comprising the smart tag may further include an antenna connect to the smart tag.Type: GrantFiled: October 29, 2015Date of Patent: June 20, 2017Assignee: International Business Machines CorporationInventors: Paul S. Andry, Monty Montague Denneau, John U. Knickerbocker, Robert L. Wisnieff
-
Publication number: 20170124446Abstract: A smart tag comprises a processor, a non-volatile memory, at least one of an internal power source and an external power source, and a transceiver configured for two-way communication with a reader external to the smart tag. The smart tag is formed as an integrated circuit chip less than 10 cubic millimeters in size to less than 0.000125 cubic millimeters in size. An apparatus comprising the smart tag may further include an antenna connect to the smart tag.Type: ApplicationFiled: October 29, 2015Publication date: May 4, 2017Inventors: Paul S. Andry, Montague Denneau, John U. Knickerbocker, Robert L. Wisnieff
-
Patent number: 7676588Abstract: An architecture that achieves high speed performance in a network protocol handler combines parallelism and pipelining in multiple programmable processors, along with specialized front-end logic at the network interface that handles time critical protocol operations. The multiple processors are interconnected via a high-speed interconnect, using a multi-token counter protocol for data transmission between processors and between processors and memory. Each processor's memory is globally accessible by other processors, and memory synchronization operations are used to obviate the need for “spin-locks”. Each processor has multiple threads, each capable of fully executing programs. Threads within a processor are assigned the processing of various protocol functions in a parallel/pipelined fashion. Data frame processing is done by one or more of the threads to identify related frames.Type: GrantFiled: March 24, 2006Date of Patent: March 9, 2010Assignee: International Business Machines CorporationInventors: Christos John Georgiou, Monty Montague Denneau
-
Patent number: 7203790Abstract: Caches are associated with processors, such multiple caches may be associated with multiple processors. This association may be different for different main memory address ranges. The techniques of the invention are flexible, as a system designer can choose how the caches are associated with processors and main memory banks, and the association between caches, processors, and main memory banks may be changed while the multiprocessor system is operating. Cache coherence may or may not be maintained. An effective address in an illustrative embodiment comprises an interest group and an associated address. The interest group is an index into a cache vector table and an entry into the cache vector table and the associated address is used to select one of the caches. This selection can be pseudo-random. Alternatively, in some applications, the cache vector table may be eliminated, with the interest group directly encoding the subset of caches to use.Type: GrantFiled: August 5, 2005Date of Patent: April 10, 2007Assignee: International Business Machines CorporationInventors: Monty Montague Denneau, Peter Heiner Hochschild, Henry Stanley Warren, Jr.
-
Patent number: 6961804Abstract: Caches are associated with processors, such multiple caches may be associated with multiple processors. This association may be different for different main memory address ranges. The techniques of the invention are flexible, as a system designer can choose how the caches are associated with processors and main memory banks, and the association between caches, processors, and main memory banks may be changed while the multiprocessor system is operating. Cache coherence may or may not be maintained. An effective address in an illustrative embodiment comprises an interest group and an associated address. The interest group is an index into a cache vector table and an entry into the cache vector table and the associated address is used to select one of the caches. This selection can be pseudo-random. Alternatively, in some applications, the cache vector table may be eliminated, with the interest group directly encoding the subset of caches to use.Type: GrantFiled: June 28, 2002Date of Patent: November 1, 2005Assignee: International Business Machines CorporationInventors: Monty Montague Denneau, Peter Heiner Hochschild, Henry Stanley Warren, Jr.
-
Publication number: 20030028747Abstract: Caches are associated with processors, such multiple caches may be associated with multiple processors. This association may be different for different main memory address ranges. The techniques of the invention are flexible, as a system designer can choose how the caches are associated with processors and main memory banks, and the association between caches, processors, and main memory banks may be changed while the multiprocessor system is operating. Cache coherence may or may not be maintained. An effective address in an illustrative embodiment comprises an interest group and an associated address. The interest group is an index into a cache vector table and an entry into the cache vector table and the associated address is used to select one of the caches. This selection can be pseudo-random. Alternatively, in some applications, the cache vector table may be eliminated, with the interest group directly encoding the subset of caches to use.Type: ApplicationFiled: June 28, 2002Publication date: February 6, 2003Applicant: International Business Machines CorporationInventors: Monty Montague Denneau, Peter Heiner Hochschild, Henry Stanley Warren
-
Patent number: 6384833Abstract: The geometric processing of an ordered sequence of graphics commands is distributed over a set of processors by the following steps. The sequence of graphics commands is partitioned into an ordered set of N subsequences S0 . . . SN−1, and an ordered set of N state vectors V0 . . . VN−1 is associated with said ordered set of subsequences S0 . . . SN−1. A first phase of processing is performed on the set of processors whereby, for each given subsequence Sj in the set of subsequences S0 . . . SN−2, state vector Vj+1 is updated to represent state as if the graphics commands in subsequence Sj had been executed in sequential order. A second phase of the processing is performed whereby the components of each given state vector Vk in the set of state vectors V1 . . . VN−1 generated in the first phase is merged with corresponding components in the preceding state vectors V0 . . .Type: GrantFiled: August 10, 1999Date of Patent: May 7, 2002Assignee: International Business Machines CorporationInventors: Monty Montague Denneau, Peter Heiner Hochschild, Henry Stanley Warren, Jr.
-
Patent number: 5805589Abstract: Specifically, a central queue based packet switch, illustratively an eight-way router, that advantageously avoids deadlock and an accompanying method for use therein. Specifically, each packet switch (25.sub.1) contains input port circuits (310) and output port circuits (380) inter-connected through two parallel paths: a multi-slot central queue (350) and a low latency by-pass; the latter cross-point switching matrix (360). The central queue has one slot dedicated to each output port to store a message portion ("chunk") destined for only that output port with the remaining slots being shared for all the output ports and dynamically allocated thereamong, as the need arises. Only those chunks which are contending for the same output port are stored in the central queue; otherwise, these chunks are routed to the appropriate output ports through the cross-point switching matrix.Type: GrantFiled: March 4, 1996Date of Patent: September 8, 1998Assignee: International Business Machines CorporationInventors: Peter Heiner Hochschild, Monty Montague Denneau