Patents by Inventor Moshe Voloshin
Moshe Voloshin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240108699Abstract: Compositions, systems, and methods for reducing electrosensation and/or skin irritation in response to the application of alternating electric fields to a skin of a subject are disclosed. The compositions, systems, and methods involve administration of at least one composition comprising at least one localized numbing agent to the subject followed by application of an alternating electric field to the subject.Type: ApplicationFiled: September 20, 2023Publication date: April 4, 2024Applicant: Novocure GmbHInventors: Moshe Giladi, Tali VOLOSHIN-SELA, Lilach AVIGDOR
-
Patent number: 7606250Abstract: Disclosed are, inter alia, methods, apparatus, data structures, computer-readable media, and mechanisms, for matching items with resources, such as, but not limited to packet processing contexts, output links, memory, storage, specialized hardware or software, compute cycles, or any other entity. One implementation includes means for maintaining distribution groups of items, means for maintaining differently aged resources queues, and means for matching resources identified as being at the head of the plurality of differently aged resources queues and as being primarily and secondarily associated with said distribution groups based on a set of predetermined criteria.Type: GrantFiled: April 5, 2005Date of Patent: October 20, 2009Assignee: Cisco Technology, Inc.Inventors: Doron Shoham, Rami Zemach, Moshe Voloshin, Alon Ratinsky, Sarig Livne, John J. Williams, Jr.
-
Patent number: 7404015Abstract: Methods and apparatus are disclosed for processing packets, for example, using a high performance massively parallel packet processing architecture, distributing packets or subsets thereof to individual packet processors and gathering the processed packet or subsets and forwarding the resultant modified or otherwise processed packets, accessing packet processing resources across a shared resource network, accessing packet processing resources using direct memory access techniques, and/or storing one overlapping portion of a packet in a global packet memory while providing a second overlapping portion to a packet processor. In one implementation, the processing of the packet includes accessing one or more processing resources across a resource network shared by multiple packet processing engines. In one implementation, a global packet memory is one of these resources. In one implementation, these resources are accessed using direct memory access (DMA) techniques.Type: GrantFiled: August 24, 2002Date of Patent: July 22, 2008Assignee: Cisco Technology, Inc.Inventors: Rami Zemach, Vitaly Sukonik, William N. Eatherton, John H. W. Bettink, Moshe Voloshin
-
Patent number: 7304999Abstract: Methods and apparatus are disclosed for processing packets, for example, using a high performance massively parallel packet processing architecture, distributing packets or subsets thereof to individual packet processors and gathering the processed packet or subsets and forwarding the resultant modified or otherwise processed packets, accessing packet processing resources across a shared resource network, accessing packet processing resources using direct memory access techniques, and/or storing one overlapping portion of a packet in a global packet memory while providing a second overlapping portion to a packet processor. In one implementation, a packet of multiple streams of packets is received. A subset of bytes of the packet are distributed to the next packet processor determined based on a distribution pattern. The subset of the packet is processed to generate a modified subset, which is gathered in turn based on the distribution pattern; and a modified packet including the modified subset is forwarded.Type: GrantFiled: August 24, 2002Date of Patent: December 4, 2007Assignee: Cisco Technology Inc.Inventors: Vitaly Sukonik, Michael Laor, Michael B. Galles, Moshe Voloshin, William N. Eatherton, Rami Zemach, John H. W. Bettink
-
Publication number: 20060221823Abstract: Disclosed are, inter alia, methods, apparatus, data structures, computer-readable media, and mechanisms, for matching items with resources, such as, but not limited to packet processing contexts, output links, memory, storage, specialized hardware or software, compute cycles, or any other entity. One implementation includes means for maintaining distribution groups of items, means for maintaining differently aged resources queues, and means for matching resources identified as being at the head of the plurality of differently aged resources queues and as being primarily and secondarily associated with said distribution groups based on a set of predetermined criteria.Type: ApplicationFiled: April 5, 2005Publication date: October 5, 2006Applicant: CISCO TECHNOLOGY, INC., A CALIFORNIA CORPORATIONInventors: Doron Shoham, Rami Zemach, Moshe Voloshin, Alon Ratinsky, Sarig Livne, John Williams
-
Patent number: 7065054Abstract: A method of automatically activating a clock master circuit in a stack of repeaters includes selectively connecting a first on pin in a first repeater to a voltage source when the first repeater is powered on. The first on pin is connected to a power state output pin in a second repeater, wherein the power state output pin is configured to be connected to ground when the second repeater is powered on. A clock master circuit is enabled based on the voltage on the first on pin.Type: GrantFiled: August 3, 2000Date of Patent: June 20, 2006Assignee: Cisco Technology, Inc.Inventor: Moshe Voloshin
-
Patent number: 7061931Abstract: Provided is a synchronous stack bus repeater system for a computer network. The system includes a plurality of stacked repeaters, a stack bus linking the repeaters, and a single clock to which the plurality of repeaters is synchronized. The synchronization of the stack bus eliminates several time-consuming communications required between devices operating with different clocks on an asynchronous bus and makes it possible to satisfy the 46 bit time repeater maximum latency required of a Class II repeater according to the IEEE 802.3 standard.Type: GrantFiled: August 25, 2004Date of Patent: June 13, 2006Assignee: Cisco Technology, Inc.Inventors: Moshe Voloshin, Mark D. Cavaro
-
Patent number: 6850538Abstract: Provided is a synchronous stack bus repeater system for a computer network. The system includes a plurality of stacked repeaters, a stack bus linking the repeaters, and a single clock to which the plurality of repeaters is synchronized. The synchronization of the stack bus eliminates several time-consuming communications required between devices operating with different clocks on an asynchronous bus and makes it possible to satisfy the 46 bit time repeater maximum latency required of a Class II repeater according to the IEEE 802.3 standard.Type: GrantFiled: September 22, 2000Date of Patent: February 1, 2005Assignee: Cisco Technology, Inc.Inventors: Moshe Voloshin, Mark D. Cavaro
-
Publication number: 20050018704Abstract: Provided is a synchronous stack bus repeater system for a computer network. The system includes a plurality of stacked repeaters, a stack bus linking the repeaters, and a single clock to which the plurality of repeaters is synchronized. The synchronization of the stack bus eliminates several time-consuming communications required between devices operating with different clocks on an asynchronous bus and makes it possible to satisfy the 46 bit time repeater maximum latency required of a Class II repeater according to the IEEE 802.3 standard.Type: ApplicationFiled: August 25, 2004Publication date: January 27, 2005Inventors: Moshe Voloshin, Mark Covaro
-
Publication number: 20040037322Abstract: Methods and apparatus are disclosed for processing packets, for example, using a high performance massively parallel packet processing architecture, distributing packets or subsets thereof to individual packet processors and gathering the processed packet or subsets and forwarding the resultant modified or otherwise processed packets, accessing packet processing resources across a shared resource network, accessing packet processing resources using direct memory access techniques, and/or storing one overlapping portion of a packet in a global packet memory while providing a second overlapping portion to a packet processor. In one implementation, a packet of multiple streams of packets is received. A subset of bytes of the packet are distributed to the next packet processor determined based on a distribution pattern. The subset of the packet is processed to generate a modified subset, which is gathered in turn based on the distribution pattern; and a modified packet including the modified subset is forwarded.Type: ApplicationFiled: August 24, 2002Publication date: February 26, 2004Inventors: Vitaly Sukonik, Michael Laor, Michael B. Galles, Moshe Voloshin, William N. Eatherton, Rami Zemach, John H. W. Bettink
-
Publication number: 20040039787Abstract: Methods and apparatus are disclosed for processing packets, for example, using a high performance massively parallel packet processing architecture, distributing packets or subsets thereof to individual packet processors and gathering the processed packet or subsets and forwarding the resultant modified or otherwise processed packets, accessing packet processing resources across a shared resource network, accessing packet processing resources using direct memory access techniques, and/or storing one overlapping portion of a packet in a global packet memory while providing a second overlapping portion to a packet processor. In one implementation, the processing of the packet includes accessing one or more processing resources across a resource network shared by multiple packet processing engines. In one implementation, a global packet memory is one of these resources. In one implementation, these resources are accessed using direct memory access (DMA) techniques.Type: ApplicationFiled: August 24, 2002Publication date: February 26, 2004Inventors: Rami Zemach, Vitaly Sukonik, William N. Eatherton, John H. W. Bettink, Moshe Voloshin
-
Patent number: 6430633Abstract: An automatically activated bus termination circuit in a repeater that is suitable for inclusion in a repeater stack including an end unit determination circuit is described. The end unit determination circuit includes a local input connector having an input sense pin. The input sense pin is configured to be connected to an input sense potential when the local input connector is connected to a remote output connector. A local output connector has an output sense pin. The output sense pin is configured to be connected to an output sense potential when the local output connector is connected to a remote input connector. A bus termination circuit is configured to be active when either the input sense pin is not connected to the input sense potential or the output sense pin is not connected to the output sense potential.Type: GrantFiled: July 8, 1999Date of Patent: August 6, 2002Assignee: Cisco Technology, Inc.Inventor: Moshe Voloshin
-
Patent number: 6256324Abstract: Provided is a system which automatically determines and assigns an appropriate address for each chip in repeater system. All the ASICs in a system are chained together on a serial data ring for address allocation purposes. A “First On” ASIC in a system initializes the chip address map, assigns itself the first address. The First On ASIC then updates the address map by setting the next address and sends it down the chain to the next ASIC in the system. The second ASIC allocates the incoming address to itself, sets the address for the next ASIC, and passes the address signal on. The process repeats itself until the last ASIC in the chain has an address allocated. The last ASIC the notifies the First On ASIC of its address to close the loop.Type: GrantFiled: April 7, 2000Date of Patent: July 3, 2001Assignee: Cisco Technology, Inc.Inventor: Moshe Voloshin
-
Patent number: 6178176Abstract: Provided is a synchronous stack bus repeater system for a computer network. The system includes a plurality of stacked repeaters, a stack bus linking the repeaters, and a single clock to which the plurality of repeaters is synchronized. The synchronization of the stack bus eliminates several time-consuming communications required between devices operating with different clocks on an asynchronous bus and makes it possible to satisfy the 46 bit time repeater maximum latency required of a Class II repeater according to the IEEE 802.3 standard.Type: GrantFiled: November 6, 1997Date of Patent: January 23, 2001Assignee: Cisco Technology, IncInventors: Moshe Voloshin, Mark D. Cavaro
-
Patent number: 6134240Abstract: Provided is a system which automatically determines and assigns an appropriate address for each chip in a repeater system. All the ASICs in a system are chained together on a serial data ring for address allocation purposes. A "First On" ASIC in a system initializes the chip address map, and assigns itself the first address. The First On ASIC then updates the address map by setting the next address and sends it down the chain to the next ASIC in the system. The second ASIC allocates the incoming address to itself, sets the address for the next ASIC, and passes the address signal on. The process repeats itself until the last ASIC in the chain has an address allocated. The last ASIC then notifies the First On ASIC of its address to close the loop.Type: GrantFiled: November 6, 1997Date of Patent: October 17, 2000Inventor: Moshe Voloshin
-
Patent number: 6108312Abstract: An apparatus for automatically activating a clock master circuit in a stack of Fast Ethernet repeaters includes a first stackable Fast Ethernet repeater is disclosed. The first stackable Fast Ethernet repeater includes a first on pin having a first on pin logical state. The first on pin logical state is indicative of whether or not the first stackable Fast Ethernet repeater is configured in the stack of Fast Ethernet repeaters so that no other Fast Ethernet repeater occupying a position in the Fast Ethernet repeater stack that is before the position of the first Fast Ethernet repeater is powered on. A weak pull up voltage source is connected to the first on pin. The weak pull up voltage is derived from a switched power supply in the Fast Ethernet repeater so that when the Fast Ethernet repeater is powered on, the weak pull up voltage is present and when the Fast Ethernet repeater is powered off, the weak pull up voltage is not present.Type: GrantFiled: November 6, 1997Date of Patent: August 22, 2000Assignee: Cisco Technology, Inc.Inventor: Moshe Voloshin
-
Patent number: 5961619Abstract: An automatically activated bus termination circuit in a repeater which is suitable for inclusion in a repeater stack including an end unit determination circuit. The end unit determination circuit includes a local input connector having an input sense pin. The input sense pin is configured to be connected to an input sense potential when the local input connector is connected to a remote output connector having an output sense pin. The output sense pin is configured to be connected to an output sense potential when the local output connector is connected to a remote input connector. The bus termination circuit is configured to be active when either the input sense pin is not connected to the input sense potential or the output sense pin is not connected to the output sense potential.Type: GrantFiled: November 6, 1997Date of Patent: October 5, 1999Assignee: Cisco Technology, Inc.Inventor: Moshe Voloshin