Patents by Inventor Moto Yabuki
Moto Yabuki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11594551Abstract: A semiconductor memory device according to an embodiment includes: a stacked body alternately stacking first insulating layers and gate electrode layers in a first direction; first to third semiconductor layers in the stacked body extending in the first direction; first to third charge accumulation layers; and a second insulating layer in the stacked body extending in the first direction, the second insulating layer contacting the first semiconductor layer or the first charge accumulation layer in a plane perpendicular to the first direction. A first distance between two end surfaces of the gate electrode layer monotonically increases in the first direction in a first cross section parallel to the first direction. A second distance between two end surfaces of the gate electrode layer monotonically increases in the first direction, decreases, and then monotonically increases in a second cross section parallel to the first direction different from the first cross section.Type: GrantFiled: August 24, 2020Date of Patent: February 28, 2023Assignee: Kioxia CorporationInventor: Moto Yabuki
-
Patent number: 11515300Abstract: A semiconductor memory device includes a first chip and a second chip. The first chip includes a semiconductor substrate and a plurality of transistors disposed on a surface of the semiconductor substrate. The second chip includes a plurality of first conductive layers, a plurality of first semiconductor layers, and a plurality of memory cells disposed in intersection portions of the plurality of first conductive layers and the plurality of first semiconductor layers. The second chip includes a second semiconductor layer farther from the semiconductor substrate than the plurality of first conductive layers. The second semiconductor layer is connected to the plurality of first semiconductor layers and a first insulating layer that includes a part farther from the semiconductor substrate than a surface on a side opposite to the semiconductor substrate of the second semiconductor layer and a part closer to the semiconductor substrate than the surface.Type: GrantFiled: September 10, 2020Date of Patent: November 29, 2022Assignee: Kioxia CorporationInventors: Atsushi Oga, Natsuki Fukuda, Moto Yabuki
-
Publication number: 20210288038Abstract: A semiconductor memory device includes a first chip and a second chip. The first chip includes a semiconductor substrate and a plurality of transistors disposed on a surface of the semiconductor substrate. The second chip includes a plurality of first conductive layers, a plurality of first semiconductor layers, and a plurality of memory cells disposed in intersection portions of the plurality of first conductive layers and the plurality of first semiconductor layers. The second chip includes a second semiconductor layer farther from the semiconductor substrate than the plurality of first conductive layers and connected to the plurality of first semiconductor layers and a first insulating layer that includes a part farther from the semiconductor substrate than a surface on aside opposite to the semiconductor substrate of the second semiconductor layer and a part closer to the semiconductor substrate than the surface.Type: ApplicationFiled: September 10, 2020Publication date: September 16, 2021Applicant: Kioxia CorporationInventors: Atsushi OGA, Natsuki FUKUDA, Moto YABUKI
-
Publication number: 20210091111Abstract: A semiconductor memory device according to an embodiment includes: a stacked body alternately stacking first insulating layers and gate electrode layers in a first direction; first to third semiconductor layers in the stacked body extending in the first direction; first to third charge accumulation layers; and a second insulating layer in the stacked body extending in the first direction, the second insulating layer contacting the first semiconductor layer or the first charge accumulation layer in a plane perpendicular to the first direction. A first distance between two end surfaces of the gate electrode layer monotonically increases in the first direction in a first cross section parallel to the first direction. A second distance between two end surfaces of the gate electrode layer monotonically increases in the first direction, decreases, and then monotonically increases in a second cross section parallel to the first direction different from the first cross section.Type: ApplicationFiled: August 24, 2020Publication date: March 25, 2021Applicant: Kioxia CorporationInventor: Moto YABUKI
-
Publication number: 20160379709Abstract: A storage device has a recording media capable of recording information, a probe array which is arranged opposed to one main surface of the recording media and includes a plurality of probes capable of reading and writing the information from/to the recording media by contacting the probes with or providing the probes adjacent to the one main surface, and an actuator to relatively move the recording media and the probe array along a direction parallel to the one main surface. The probe includes a cantilever which comprises a groove on a surface side opposed to the one main surface and an electrode arranged on at least one side surface connected to the surface opposed to the one main surface of the cantilever.Type: ApplicationFiled: March 11, 2016Publication date: December 29, 2016Inventors: Jun HIROTA, Moto YABUKI, Hideo SHINOMIYA
-
Patent number: 9410983Abstract: A scanning probe microscope includes a stage on which a sample is mounted, a probe configured to measure a characteristic of the sample, and a controller configured to move the probe and the stage relative to each other along a scanning trajectory during measurement of the characteristic of the sample. The scanning trajectory includes a plurality of linear segments, wherein each pair of adjacent linear segments form an angle that is 90 degrees or less.Type: GrantFiled: February 28, 2014Date of Patent: August 9, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hideo Shinomiya, Jun Hirota, Kazunori Harada, Moto Yabuki
-
Publication number: 20160064435Abstract: A photo sensor according to an embodiment includes a semiconductor substrate. A plurality of photodiodes are provided on a first surface of the semiconductor substrate. A plurality of photodetective filters corresponding to the photodiodes are provided on a second surface of the semiconductor substrate opposite to the first surface. A plurality of lenses correspond to the photodetective filters so as to respectively cover the photodetective filters. Protruding portions protrude on the second surface between adjacent ones of the photodetective filters.Type: ApplicationFiled: February 4, 2015Publication date: March 3, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Moto YABUKI
-
Patent number: 9059055Abstract: According to one embodiment, a solid-state imaging device includes a first structure part, a second structure part, and a third structure part. The first structure part includes a first insulating body and a first photoelectric conversion part. The first photoelectric conversion part is periodically disposed in the first insulating body and selectively absorbs light in the first wavelength band. The second structure part includes a second insulating body and a second photoelectric conversion part. The second photoelectric conversion part is periodically disposed in the second insulating body and selectively absorbs light in the second wavelength band. The third structure part includes a third photoelectric conversion part. The third photoelectric conversion part absorbs light in a third wavelength band. When viewed in the light incidence direction, the first photoelectric conversion part, the second photoelectric conversion part, and the third photoelectric conversion part are disposed in this order.Type: GrantFiled: February 5, 2013Date of Patent: June 16, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yusaku Konno, Moto Yabuki, Naotada Okada
-
Publication number: 20150059025Abstract: A scanning probe microscope includes a stage on which a sample is mounted, a probe configured to measure a characteristic of the sample, and a controller configured to move the probe and the stage relative to each other along a scanning trajectory during measurement of the characteristic of the sample. The scanning trajectory includes a plurality of linear segments, wherein each pair of adjacent linear segments form an angle that is 90 degrees or less.Type: ApplicationFiled: February 28, 2014Publication date: February 26, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hideo SHINOMIYA, Jun HIROTA, Kazunori HARADA, Moto YABUKI
-
Patent number: 8664631Abstract: According to one embodiment, a nonvolatile memory device includes a word line interconnect layer, a bit line interconnect layer, a pillar, and charge bearing members. The word line interconnect layer includes a plurality of word lines extending in a first direction. The bit line interconnect layer includes a plurality of bit lines extending in a second direction that intersects the first direction. The pillar is disposed between each of the word lines and each of the bit lines. The charge bearing members contain a negative fixed charge, and provided on side faces of the pillars. The pillars includes a diode film provided with a p-type layer and an n-type layer and a variable resistance film stacked on the diode film. The charge bearing member is disposed on side faces of the p-type layer, and is not disposed on side faces of the n-type layer.Type: GrantFiled: September 20, 2011Date of Patent: March 4, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Jun Hirota, Yoko Iwakaji, Moto Yabuki
-
Patent number: 8558354Abstract: According to one embodiment, a semiconductor device includes a plurality of silicon films. The plurality of silicon films are disposed on one plane and are made of polysilicon containing an impurity. A crystal orientation of each of the silicon films is a (311) orientation.Type: GrantFiled: March 21, 2011Date of Patent: October 15, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yoko Iwakaji, Jun Hirota, Moto Yabuki, Wakana Kai, Hirokazu Ishida, Ichiro Mizushima
-
Patent number: 8436331Abstract: According to one embodiment, a method for manufacturing a memory device is disclosed. The method includes forming a silicon diode. At least an upper portion of the silicon diode is made of a semiconductor material containing silicon and doped with impurity. The method includes forming a metal layer made of a metal on the silicon diode. The method includes forming a metal nitride layer made of a nitride of the metal on the metal layer. The method includes forming a resistance change film. In addition, the method includes reacting the metal layer with the silicon diode and the metal nitride layer by heat treatment to form an electrode film containing the metal, silicon, and nitrogen.Type: GrantFiled: July 27, 2010Date of Patent: May 7, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yoko Iwakaji, Jun Hirota, Kyoichi Suguro, Moto Yabuki
-
Publication number: 20130077461Abstract: A storage device includes a recording medium, a probe, a substrate, and a processing unit. The recording medium stores a signal. The probe reads or writes the signal to/from the recording medium. The substrate is provided with the probe via a conductive anchor interposed therebetween and a first connection terminal connected to the probe. The processing unit is provided on the substrate and has a second connection terminal. The second connection terminal is connected to the first connection terminal.Type: ApplicationFiled: March 19, 2012Publication date: March 28, 2013Inventors: Akihiro Koga, Yasushi Tomizawa, Hideo Shinomiya, Moto Yabuki, Jun Hirota, Yoshihisa Iwata, Masayuki Ichige, Kikuko Sugimae, Junya Matsunami
-
Patent number: 8309958Abstract: According to one embodiment, a semiconductor memory device includes a word line interconnection layer, a bit line interconnection layer and a pillar. The word line interconnection layer includes a plurality of word lines which extend in a first direction. The bit line interconnection layer includes a plurality of bit lines which extend in a second direction crossing over the first direction. The pillar is arranged between each of the word lines and each of the bit lines. The pillar includes a silicon diode and a variable resistance film, and the silicon diode includes a p-type portion and an n-type portion. The word line interconnection layer and the bit line interconnection layer are alternately stacked, and a compressive force is applied to the silicon diode in a direction in which the p-type portion and the n-type portion become closer to each other.Type: GrantFiled: August 31, 2010Date of Patent: November 13, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Jun Hirota, Yoko Iwakaji, Moto Yabuki
-
Publication number: 20120235107Abstract: According to one embodiment, a nonvolatile memory device includes a word line interconnect layer, a bit line interconnect layer, a pillar, and charge bearing members. The word line interconnect layer includes a plurality of word lines extending in a first direction. The bit line interconnect layer includes a plurality of bit lines extending in a second direction that intersects the first direction. The pillar is disposed between each of the word lines and each of the bit lines. The charge bearing members contain a negative fixed charge, and provided on side faces of the pillars. The pillars includes a diode film provided with a p-type layer and an n-type layer and a variable resistance film stacked on the diode film. The charge bearing member is disposed on side faces of the p-type layer, and is not disposed on side faces of the n-type layer.Type: ApplicationFiled: September 20, 2011Publication date: September 20, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jun Hirota, Yoko Iwakaji, Moto Yabuki
-
Publication number: 20120091414Abstract: According to one embodiment, a semiconductor device includes a plurality of silicon films. The plurality of silicon films are disposed on one plane and are made of polysilicon containing an impurity. A crystal orientation of each of the silicon films is a (311) orientation.Type: ApplicationFiled: March 21, 2011Publication date: April 19, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Yoko IWAKAJI, Jun Hirota, Moto Yabuki, Wakana Kai, Hirokazu Ishida, Ichiro Mizushima
-
Publication number: 20110233506Abstract: According to one embodiment, a nonvolatile memory device includes a first electrode, a second electrode, a resistance change portion and a select element. The resistance change portion is provided between the first electrode and the second electrode and configured to transition between a first resistance state and a second resistance state. The select element is provided between the resistance change portion and the first electrode and has a p-layer including a p-type semiconductor, an i-layer including an intrinsic semiconductor, and an n-layer including an n-type semiconductor. The select element contains an impurity having a smaller bandgap energy than the intrinsic semiconductor, and a concentration peak of the impurity in the i-layer is placed in a center portion of layer thickness of the i-layer.Type: ApplicationFiled: September 1, 2010Publication date: September 29, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Yoko IWAKAJI, Jun HIROTA, Moto YABUKI
-
Publication number: 20110227025Abstract: According to one embodiment, a semiconductor memory device includes a word line interconnection layer, a bit line interconnection layer and a pillar. The word line interconnection layer includes a plurality of word lines which extend in a first direction. The bit line interconnection layer includes a plurality of bit lines which extend in a second direction crossing over the first direction. The pillar is arranged between each of the word lines and each of the bit lines. The pillar includes a silicon diode and a variable resistance film, and the silicon diode includes a p-type portion and an n-type portion. The word line interconnection layer and the bit line interconnection layer are alternately stacked, and a compressive force is applied to the silicon diode in a direction in which the p-type portion and the n-type portion become closer to each other.Type: ApplicationFiled: August 31, 2010Publication date: September 22, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Jun HIROTA, Yoko Iwakaji, Moto Yabuki
-
Publication number: 20110193049Abstract: According to one embodiment, a method for manufacturing a memory device is disclosed. The method includes forming a silicon diode. At least an upper portion of the silicon diode is made of a semiconductor material containing silicon and doped with impurity. The method includes forming a metal layer made of a metal on the silicon diode. The method includes forming a metal nitride layer made of a nitride of the metal on the metal layer. The method includes forming a resistance change film. In addition, the method includes reacting the metal layer with the silicon diode and the metal nitride layer by heat treatment to form an electrode film containing the metal, silicon, and nitrogen.Type: ApplicationFiled: July 27, 2010Publication date: August 11, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoko IWAKAJI, Jun Hirota, Kyoichi Suguro, Moto Yabuki
-
Publication number: 20110147822Abstract: A semiconductor memory device has a semiconductor substrate, a plurality of word lines formed at predetermined intervals on the semiconductor substrate, each word line having a gate insulating film, a charge storage layer, a first insulating film, and a controlling gate electrode which are stacked in order, and including a metal oxide layer above the level of the gate insulating film, a second insulating film covering a side of the word line and a surface of the semiconductor substrate between the word lines, and having a film thickness of 15 nm or less, and a third insulating film formed between the word lines adjacent to each other such that a region below the level of the metal oxide layer has a cavity.Type: ApplicationFiled: February 23, 2011Publication date: June 23, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Kenji Aoyama, Eiji Ito, Masahiro Kiyotoshi, Tadashi Iguchi, Moto Yabuki